TDA4VE...ALZQ1 datasheet(138/251 Pages) TI

138 / 251 page

7.10.3.3 Clock Timing

Tables and figures provided in this section define timing requirements and switching characteristics for clock

signals.

Table 7-19. Clock Timng Requiements

see Figure 7-21

NO.

MIN

MAX UNIT

CLK1

tc(EXT_REFCLK1)

Cycle time minimum, EXT_REFCLK1

CLK2

tw(EXT_REFCLK1H)

Pulse Duration minimum, EXT_REFCLK1 high

E*0.45(1)

E*0.55(1)

CLK3

tw(EXT_REFCLK1L)

Pulse Duration minimum, EXT_REFCLK1 low

E*0.45(1)

E*0.55(1)

(1)

E = EXT_REFCLK1 cycle time.

Figure 7-21. Clock Timing Requirements

Table 7-20. Clock Switching Characteristics

see Figure 7-22

NO.

PARAMETER

MIN

MAX UNIT

CLK4

tc(SYSCLKOUT0)

Cycle time minimum,SYSCLKOUT0

CLK5

tw(SYSCLKOUT0H)

Pulse Duration minimum, SYSCLKOUT0 high

A*0.4(1)

A*0.6(1)

CLK6

tw(SYSCLKOUT0L)

Pulse Duration minimum, SYSCLKOUT0 low

A*0.4(1)

A*0.6(1)

CLK7

tc(OBSCLK0)

Cycle time minimum, OBSCLK0

CLK8

tw(OBSCLK0H)

Pulse Duration minimum, OBSCLK0 high

B*0.4(2)

B*0.6(2)

CLK9

tw(OBSCLK0L)

Pulse Duration minimum,OBSCLK0 low

B*0.4(2)

B*0.6(2)

CLK10 tc(CLKOUT0)

Cycle time minimum, CLKOUT0

CLK11 tw(CLKOUT0H)

Pulse Duration minimum, CLKOUT0 high

C*0.4(3)

C*0.6(3)

CLK12 tw(CLKOUT0L)

Pulse Duration minimum,CLKOUT0 low

C*0.4(3)

C*0.6(3)

(1)

A = SYSCLKOUT0 cycle time.

(2)

B = OBSCLK0 cycle time.

(3)

C = CLKOUT0 cycle time.

Figure 7-22. Clock Switching Characteristics

TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1

SPRSP62 – DECEMBER 2022

www.ti.com

138

Submit Document Feedback

Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1

TDA4VE...ALZQ1 数据表(PDF) 138 Page - Texas Instruments

TDA4VE...ALZQ1 数据表(HTML) 138 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载