数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T48C862M-R3 数据表(PDF) 83 Page - ATMEL Corporation

部件名 T48C862M-R3
功能描述  Microcontroller with UHF ASK/FSK Transmitter
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T48C862M-R3 数据表(HTML) 83 Page - ATMEL Corporation

Back Button T48C862M-R3 Datasheet HTML 79Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 80Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 81Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 82Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 83Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 84Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 85Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 86Page - ATMEL Corporation T48C862M-R3 Datasheet HTML 87Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 107 page
background image
83
T48C862-R3
4554A–4BMCU–02/03
Figure 80. FSK Modulation
Combination Mode 7:
Pulse-width Modulation
(PWM)
SSI mode 1:
8-bit shift register internal data output (SO) to the Timer 3
Timer 3 mode 9: Pulse-width modulation with the shift register data (SO)
The two compare registers are used to generate two varied time intervals. The SSI data
output selects which compare register is used for the output pulse generation. In this
mode, both compare and compare mode registers must be programmed to generate the
two pulse width. It is also useful to enable the single-action mode for extreme duty
cycles. Timer 2 is used as baudrate generator and for the triggered restart of Timer 3.
The SSI must be supplied with the toggle signal of Timer 2. The counter is driven by an
internal or external clock source.
Figure 81. Pulse-width Modulation
Combination Mode 8:
Manchester
Demodulation/Pulse-width
Demodulation
SSI mode 1:
8-bit shift register internal data input (SI) and the internal shift clock
(SCI) from the Timer 3
Timer 3 mode 10: Manchester demodulation/pulse-width demodulation with Timer 3
For Manchester demodulation, the edge detection stage must be programmed to detect
each edge at the input. These edges are evaluated by the demodulator stage. The timer
stage is used to generate the shift clock for the SSI. A compare register 1 match event
defines the correct moment for shifting the state from the input T3I as the decoded bit
into shift register. After that, the demodulator waits for the next edge to synchronize the
timer by a reset for the next bit. The compare register 2 can be used to detect a time
error and handle it with an interrupt routine.
0 1 23 40 123 401 20
Counter 3
CM31
CM32
SO
12 012 01 20 12 01 2 0 12 01 20 1234 0
T3R
12
T3O
3
01
0
40
000 00 00 00
000 0
Counter 3
CM31
CM32
T3O
00 0 001 234 56 7 8 9 1011121314150 12 345
TOG2
67 8
1
91112
10
14
13
0
2 3
14
15
0
0
0
1
SIR
SO
SCO
T3R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com