| 数据搜索系统,热门电子元器件搜索 |
|
T48C862M-R3 数据表(PDF) 104 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T48C862M-R3 数据表(HTML) 104 Page - ATMEL Corporation |
|
104 / 107 page ![]() 104 T48C862-R3 4554A–4BMCU–02/03 Features ........................................................................................................ 54 Timer/Counter Modes .........................................................................................55 Timer 3 – Mode 1: Timer/Counter ................................................................. 56 Timer 3 – Mode 2: Timer/Counter, External Trigger Restart and External Capture (with T3I Input) ..................................................... 57 Timer 3 – Mode 3: Timer/Counter, Internal Trigger Restart and Internal Capture (with TOG2) .........................................................58 Timer 3 – Mode 4: Timer/Counter ................................................................. 58 Timer 3 – Mode 5: Timer/Counter, External Trigger Restart and External Capture (with T3I Input) ..................................................... 58 Timer 3 Modulator/Demodulator Modes ............................................................. 58 Timer 3 – Mode 6: Carrier Frequency Burst Modulation Controlled by Timer 2 Output Toggle Flip-Flop (M2) ...............................58 Timer 3 – Mode 7: Carrier Frequency Burst Modulation Controlled by SSI Internal Output (SO) ................................................... 58 Timer 3 – Mode 8: FSK Modulation with Shift Register Data (SO) ............... 59 Timer 3 – Mode 9: Pulse-width Modulation with the Shift Register ............... 59 Timer 3 – Mode 10: Manchester Demodulation/Pulse-width Demodulation . 59 Timer 3 – Mode 11: Biphase Demodulation ..................................................60 Timer 3 – Mode 12: Timer/Counter with External Capture Mode (T3I) ......... 61 Timer 3 Modulator for Carrier Frequency Burst Modulation ...............................61 Timer 3 Demodulator for Biphase, Manchester and Pulse-width-modulated Signals ..................................................................................................... 61 Timer 3 Registers ...............................................................................................62 Timer 3 Mode Register (T3M) ....................................................................... 62 Timer 3 Control Register 1 (T3C) Write ........................................................ 63 Timer 3 Status Register 1 (T3ST) Read ....................................................... 63 Timer 3 Clock Select Register (T3CS) .......................................................... 63 Timer 3 Compare- and Compare-mode Register ......................................... 64 Timer 3 Compare-Mode Register 1 (T3CM1) ............................................... 64 Timer 3 Compare Mode Register 2 (T3CM2) ............................................... 65 Timer 3 COmpare Register 1 (T3CO1) Byte Write ....................................... 65 Timer 3 COmpare Register 2 (T3CO2) Byte Write ....................................... 65 Timer 3 Capture Register ................................................................................... 66 Timer 3 CaPture Register (T3CP) Byte Read ............................................... 66 Synchronous Serial Interface (SSI) .................................................................... 66 SSI Features: ................................................................................................ 66 SSI Peripheral Configuration ........................................................................ 66 General SSI Operation ..................................................................................67 8-bit Synchronous Mode ............................................................................... 68 9-bit Shift Mode (MCL) ..................................................................................70 8-bit Pseudo MCL Mode ............................................................................... 71 MCL Bus Protocol .........................................................................................72 SSI Interrupt .................................................................................................. 73 Modulation and Demodulation ...................................................................... 73 Serial Interface Registers ................................................................................... 74 Serial Interface Control Register 1 (SIC1) .................................................... 74 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |