数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P89LPC930FDH 数据表(PDF) 48 Page - NXP Semiconductors

部件名 P89LPC930FDH
功能描述  8-bit microcontrollers with two-clock 80C51 core 4 kB/8 kB 3 V Flash with 256-byte data RAM
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

P89LPC930FDH 数据表(HTML) 48 Page - NXP Semiconductors

Back Button P89LPC930FDH Datasheet HTML 44Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 45Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 46Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 47Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 48Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 49Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 50Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 51Page - NXP Semiconductors P89LPC930FDH Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 55 page
background image
Philips Semiconductors
P89LPC930/931
8-bit microcontrollers with two-clock 80C51 core
Product data
Rev. 05 — 15 December 2004
48 of 55
9397 750 14472
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
[1]
Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to
operate down to 0 Hz.
[2]
When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to
hold the device in reset at power-up until VDD has reached its specified level. When system power is removed VDD will fall below the
minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout
detect circuit may be required to hold the device in reset when VDD falls below the minimum specified operating voltage.
tSPIF
Fall time
see Figures
15, 16, 17, 18
SPI outputs (SPICLK, MOSI,
MISO)
-
100
-
100
ns
SPI inputs (SPICLK, MOSI,
MISO, SS)
-
2000
-
2000
ns
Table 9:
AC characteristics…continued
VDD = 3.0 V to 3.6 V, unless otherwise specified.
Tamb = −40 °Cto+85 °C for industrial, unless otherwise specified.[1]
Symbol
Parameter
Conditions
Variable clock
fosc =18MHz
Unit
Min
Max
Min
Max
Fig 15. SPI master timing (CPHA = 0).
tCLCL
tSPICLKH
tSPICLKL
Master LSB/MSB out
Master MSB/LSB out
tSPIDH
tSPIDSU
tSPICLKL
tSPICLKH
tSPIF
tSPIOH
tSPIDV
tSPIR
tSPIDV
tSPIF
tSPIF
tSPIR
tSPIR
SS
SPICLK
(CPOL = 0)
(output)
002aaa156
SPICLK
(CPOL = 1)
(output)
MISO
(input)
MOSI
(output)
LSB/MSB in
MSB/LSB in



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com