STM8AFSLASHP6369 datasheet(17/116 Pages) STMICROELECTRONICS

17 / 116 page

DocID031156 Rev 1

17/116

STM8AF6388

Product overview

114

The ROP circuit may provide a temporary access for debugging or failure analysis. The

temporary read access is protected by a user defined, 8-byte keyword stored in the option

byte area. This keyword must be entered via the SWIM interface to temporarily unlock the

device.

If desired, the temporary unlock mechanism can be permanently disabled by the user

through OPT6/NOPT6 option bytes.

5.5

Clock controller

The clock controller distributes the system clock coming from different oscillators to the core

and the peripherals. It also manages clock gating for low-power modes and ensures clock

robustness.

5.5.1

Features

•

Clock sources

–

16 MHz high-speed internal RC oscillator (HSI)

–

128 kHz low-speed internal RC (LSI)

–

1-24 MHz high-speed external crystal (HSE)

–

Up to 24 MHz high-speed user-external clock (HSE user-ext)

•

Reset: After reset the microcontroller restarts by default with an internal 2-MHz clock

(16 MHz/8). The clock source and speed can be changed by the application program

as soon as the code execution starts.

•

Safe clock switching: Clock sources can be changed safely on the fly in Run mode

through a configuration register. The clock signal is not switched until the new clock

source is ready. The design guarantees glitch-free switching.

•

Clock management: To reduce power consumption, the clock controller can stop the

clock to the core, individual peripherals or memory.

•

Wakeup: In case the device wakes up from low-power modes, the internal RC

oscillator (16 MHz/8) is used for quick startup. After a stabilization time, the device

switches to the clock source that was selected before Halt mode was entered.

•

Clock security system (CSS): The CSS permits monitoring of external clock sources

and automatic switching to the internal RC (16 MHz/8) in case of a clock failure.

•

Configurable main clock output (CCO): This feature permits to output a clock signal

for use by the application.

5.5.2

16 MHz high-speed internal RC oscillator (HSI)

•

Default clock after reset 2 MHz (16 MHz/8)

•

Fast wakeup time

User trimming

The register CLK_HSITRIMR with two trimming bits plus one additional bit for the sign

permits frequency tuning by the application program. The adjustment range covers all

possible frequency variations versus supply voltage and temperature. This trimming does

not change the initial production setting.

STM8AF/P6369 数据表(PDF) 17 Page - STMicroelectronics

STM8AF/P6369 数据表(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载