STM32G0C1NET7XTR datasheet(116/159 Pages) STMICROELECTRONICS

116 / 159 page

Electrical characteristics

STM32G0C1xC/xE

116/159

DS13564 Rev 4

5.3.24

Characteristics of communication interfaces

I2C-bus interface characteristics

The I2C-bus interface meets timing requirements of the I2C-bus specification and user

manual rev. 03 for:

•

Standard-mode (Sm): with a bit rate up to 100 kbit/s

•

Fast-mode (Fm): with a bit rate up to 400 kbit/s

•

Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The timings are guaranteed by design as long as the I2C peripheral is properly configured

(refer to the reference manual RM0444) and when the I2CCLK frequency is greater than the

minimum shown in the following table.

tCOUNTER

16-bit counter clock period

65536

tTIMxCLK

fTIMxCLK = 64 MHz

0.015625

1024

µs

tMAX_COUNT

Maximum possible count with

32-bit counter

65536 × 65536

tTIMxCLK

fTIMxCLK = 64 MHz

67.10

1. TIMx, is used as a general term in which x stands for 1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17.

Table 71. TIMx(1) characteristics (continued)

Symbol

Parameter

Conditions

Min

Max

Unit

Table 72. IWDG min/max timeout period at 32 kHz LSI clock(1)

Prescaler divider

PR[2:0] bits

Min timeout RL[11:0]= 0x000

Max timeout RL[11:0]= 0xFFF

Unit

0.125

512

0.250

1024

/16

0.500

2048

/32

1.0

4096

/64

2.0

8192

/128

4.0

16384

/256

6 or 7

8.0

32768

1. The exact timings further depend on the phase of the APB interface clock versus the LSI clock, which causes an

uncertainty of one RC period.

STM32G0C1NET7XTR 数据表(PDF) 116 Page - STMicroelectronics

STM32G0C1NET7XTR 数据表(HTML) 116 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载