数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32G0C1NET6X 数据表(PDF) 121 Page - STMicroelectronics

部件名 STM32G0C1NET6X
功能描述  Arm® Cortex®-M0 32-bit MCU, up to 512KB Flash, 144KB RAM,6x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32G0C1NET6X 数据表(HTML) 121 Page - STMicroelectronics

Back Button STM32G0C1NET6X Datasheet HTML 117Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 118Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 119Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 120Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 121Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 122Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 123Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 124Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 125Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 159 page
background image
DS13564 Rev 4
121/159
STM32G0C1xC/xE
Electrical characteristics
124
Figure 34. I2S slave timing diagram (Philips protocol)
1. Measurement points are done at CMOS levels: 0.3 VDDIO1 and 0.7 VDDIO1.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
byte.
tv(WS)
WS valid time
Master mode
-
8
ns
th(WS)
WS hold time
Master mode
2
-
tsu(WS)
WS setup time
Slave mode
4
-
th(WS)
WS hold time
Slave mode
2
-
tsu(SD_MR)
Data input setup time
Master receiver
4
-
tsu(SD_SR)
Slave receiver
5
-
th(SD_MR)
Data input hold time
Master receiver
4.5
-
th(SD_SR)
Slave receiver
2
-
tv(SD_ST)
Data output valid time -
slave transmitter
after enable edge; 2.7 < VDD < 3.6V
-
16
after enable edge; 1.65 < VDD < 3.6V
23
tv(SD_MT)
Data output valid time -
master transmitter
after enable edge
-
5.5
th(SD_ST)
Data output hold time -
slave transmitter
after enable edge
8
-
th(SD_MT)
Data output hold time -
master transmitter
after enable edge
1
-
1. Based on characterization results, not tested in production.
Table 76. I2S characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Max
Unit
MSv39721V1
CPOL = 0
CPOL = 1
tc(CK)
WS input
SDtransmit
SDreceive
tw(CKH)
tw(CKL)
tsu(WS)
tv(SD_ST)
th(SD_ST)
th(WS)
tsu(SD_SR)
th(SD_SR)
MSB receive
Bitn receive
LSB receive
MSB transmit
Bitn transmit
LSB receive(2)
LSB transmit(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com