数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32G0C1NET6X 数据表(PDF) 31 Page - STMicroelectronics

部件名 STM32G0C1NET6X
功能描述  Arm® Cortex®-M0 32-bit MCU, up to 512KB Flash, 144KB RAM,6x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32G0C1NET6X 数据表(HTML) 31 Page - STMicroelectronics

Back Button STM32G0C1NET6X Datasheet HTML 27Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 28Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 29Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 30Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 31Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 32Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 33Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 34Page - STMicroelectronics STM32G0C1NET6X Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 159 page
background image
DS13564 Rev 4
31/159
STM32G0C1xC/xE
Functional overview
36
Features of LPTIM1 and LPTIM2:
16-bit up counter with 16-bit autoreload register
16-bit compare register
Configurable output (pulse, PWM)
Continuous/one-shot mode
Selectable software/hardware input trigger
Selectable clock source:
Internal: LSE, LSI, HSI16 or APB clocks
External: over LPTIM input (working even with no internal clock source running,
used by pulse counter application)
Programmable digital glitch filter
Encoder mode
3.20.5
Independent watchdog (IWDG)
The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with
user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI).
Independent of the main clock, it can operate in Stop and Standby modes. It can be used
either as a watchdog to reset the device when a problem occurs, or as a free-running timer
for application timeout management. It is hardware- or software-configurable through the
option bytes. Its counter can be frozen in debug mode.
3.20.6
System window watchdog (WWDG)
The window watchdog is based on a 7-bit downcounter that can be set as free-running. It
can be used as a watchdog to reset the device when a problem occurs. It is clocked by the
system clock. It has an early-warning interrupt capability. Its counter can be frozen in debug
mode.
3.20.7
SysTick timer
This timer is dedicated to real-time operating systems, but it can also be used as a standard
down counter.
Features of SysTick timer:
24-bit down counter
Autoreload capability
Maskable system interrupt generation when the counter reaches 0
Programmable clock source
3.21
Real-time clock (RTC), tamper (TAMP) and backup registers
The device embeds an RTC and five 32-bit backup registers, located in the RTC domain of
the silicon die.
The ways of powering the RTC domain are described in Section 3.7.6.
The RTC is an independent BCD timer/counter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com