数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

9SQL4958CNDGI 数据表(PDF) 19 Page - Renesas Technology Corp

部件名 9SQL4958CNDGI
功能描述  3.3V PCIe® Gen1–5 and UPI Clock Generator Family
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

9SQL4958CNDGI 数据表(HTML) 19 Page - Renesas Technology Corp

Back Button 9SQL4958CNDGI Datasheet HTML 15Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 16Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 17Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 18Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 19Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 20Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 21Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 22Page - Renesas Technology Corp 9SQL4958CNDGI Datasheet HTML 23Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 30 page
background image
19
©2020 Renesas Electronics Corporation
February 19, 2020
9SQL4952/9SQL4954/9SQL4958 Datasheet
1 A low on these bits will override the OE# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default)
1 See notes on Spread Selection table. B1[5] must be set to a 1 in order to use B1[4:3].
Table 21. Byte 0: Output Enable Register
Byte 01
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Control
Function
Output Enable Output Enable Output Enable Output Enable Output Enable Output Enable Output Enable Output Enable
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
See B11[1:0]
1
OE# Pin Controls Output
9SQL4958
Name
OE7
OE6
OE5
OE4
OE3
OE2
OE1
OE0
9SQL4958
Default
1
111
1111
9SQL4954
Name
Reserved
Reserved
Reserved
Reserved
OE3
OE2
OE1
OE0
9SQL4954
Default
x
x
x
x
1111
9SQL4952
Name
Reserved
Reserved
Reserved
Reserved
Reserved
OE1
OE0
Reserved
9SQL4952
Default
xxx
xx
1
1
x
Table 22. Byte 1: Spread Spectrum with VHIGH Control Register
Byte 1
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Control
Function
SS Enable
Readback Bit1
SS Enable
Readback Bit0
Enable software
control of spread
spectrum
SS Software
Control Bit1
SS Software
Control Bit0
Reserved
Controls Output Amplitude
Type
R
R
RW
RW1
RW1
RW
RW
0
See Spread Selection table
SS controlled by
latch (B1[7:6])
See Spread Selection table
00 = 0.6V
10 = 0.75V
1
Values in B1[4:3]
control SS amount
01 = 0.68V
11 = 0.85V
Name
SSENRB1
SSENRB1
SSEN_SWCNTRL
SSENSW1
SSENSW0
AMPLITUDE 1 AMPLITUDE 0
Default
Latch
Latch
0
0
0
x
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com