数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FS32R274VCK2MMM 数据表(PDF) 28 Page - NXP Semiconductors

部件名 FS32R274VCK2MMM
功能描述  S32R274/S32R264 Series Data Sheet
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

FS32R274VCK2MMM 数据表(HTML) 28 Page - NXP Semiconductors

Back Button FS32R274VCK2MMM Datasheet HTML 24Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 25Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 26Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 27Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 28Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 29Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 30Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 31Page - NXP Semiconductors FS32R274VCK2MMM Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 78 page
background image
6.1.3 16 MHz Internal RC Oscillator (IRCOSC) electrical specifications
Table 22. Internal RC Oscillator electrical specifications
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
FTarget
IRC target frequency
—
—
16
—
MHz
Funtrimmed
IRC frequency (untrimmed)
—
9.6
—
24
MHz
δFvar
IRC trimmed frequency variation 1
—
-8
—
8
%
Tstartup
Startup time
—
—
5
µs
1. The typical user trim step size (
δfTRIM) is 0.3% of current frequency for application of positive trim and 0.26% of current
frequency for application of negative trim, based on characterization results.
6.1.4 320 MHz AFE PLL electrical characteristics
Table 23. 320 MHz AFE PLL parameters
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
PLLfout
Output Frequency
—
—
320
—
MHz
PLLfin
Input Frequency
—
—
—
40
MHz
tcal
Calibration Time 1
LW64 = 1
LW64 = 0
—
—
150
500
µs
tlock
Lock Time
after calibration
—
—
75
µs
tjitcck
Cycle to cycle jitter (peak – peak)
—
—
—
10
ps
—
Output duty cycle
—
48
50
52
%
1. The LW64 bit sets the wait time before the PLL frequency is measured after each calibration step to allow for stabilization.
If LW64 is '0', wait time of 256 reference clock cycles is used. If LW64 is'1', wait time of 64 reference clock cycles is used.
6.1.5 LFAST PLL electrical characteristics
The specifications in the following table apply to the interprocessor bus LFAST interface.
Table 24. LFAST PLL electrical characteristics
Symbol
Parameter
Condition
Min
Typ
Max
Unit
fRF_REF
PLL reference clock frequency
—
10
—
26
MHz
ERRREF
PLL reference clock frequency error
—
–1
—
1
%
DCREF
PLL reference clock duty cycle
—
45
—
55
%
fVCO
PLL VCO frequency
—
—
6401
—
MHz
tLOCK
PLL phase lock2
—
—
—
40
μs
ΔPERREF
Input reference clock jitter (peak to peak) Single period, fRF_REF =
10 MHz
—
—
300
ps
Table continues on the next page...
Clocks and PLL Specifications
S32R274/S32R264 Series Data Sheet, Rev. 6, 06/2021
28
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com