AT45DB321E datasheet(2/69 Pages) RENESAS

2 / 69 page

AT45DB321E

8784M–DFLASH–02/2022

Description

The Adesto® AT45DB321E is a 2.3V minimum, serial-interface sequential access Flash memory ideally suited for a wide

variety of digital voice, image, program code, and data storage applications. The AT45DB321E also supports the RapidS

serial interface for applications requiring very high speed operation. Its 34,603,008 bits of memory are organized as

8,192 pages of 512 bytes or 528 bytes each. In addition to the main memory, the AT45DB321E also contains two SRAM

buffers of 512/528 bytes each. The buffers allow receiving of data while a page in the main memory is being

reprogrammed. Interleaving between both buffers can dramatically increase a system's ability to write a continuous data

stream. In addition, the SRAM buffers can be used as additional system scratch pad memory, and E2PROM emulation

(bit or byte alterability) can be easily handled with a self-contained three step read-modify-write operation.

Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the

Adesto DataFlash® uses a serial interface to sequentially access its data. The simple sequential access dramatically

reduces active pin count, facilitates simplified hardware layout, increases system reliability, minimizes switching noise,

and reduces package size. The device is optimized for use in many commercial and industrial applications where

high-density, low-pin count, low-voltage, and low-power are essential.

To allow for simple in-system re-programmability, the AT45DB321E does not require high input voltages for

programming. The device operates from a single 2.3V to 3.6V power supply for the erase and program and read

operations. The AT45DB321E is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consisting

of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.

Pin Configurations and Pinouts

Figure 1-1.

Pinouts

Note:

The metal pad on the bottom of the UDFN package is not internally connected to a voltage potential.

This pad can be a “no connect” or connected to GND.

SCK

RESET

GND

VCC

8-lead SOIC

Top View

SCK

RESET

GND

VCC

8-pad UDFN

Top View

(Through Package)

AT45DB321E 数据表(PDF) 2 Page - Renesas Technology Corp

AT45DB321E 数据表(HTML) 2 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

数据表下载