Data Sheet
SC-604
© 2002 Sensory Inc.
P/N 80-0208-B
7
Absolute Maximum Ratings
Absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VDD (see Note 1)
-0.3 to 7 V
Supply current, IDD (see Note 2)
35 mA
Input voltage range, VI (see Note 1)
-0.3 to VDD + 0.3 V
Output voltage range, VO (see Note 1)
-0.3 to VDD + 0.3 V
Storage temperature range, TA
-30
°C to 125°C
WARNING:
Stressing the SC-604 beyond the “Absolute
Maximum Ratings” may cause permanent
damage.
These
are
stress
ratings
only.
Operation beyond the “Operating Conditions” is
not recommended and extended exposure
beyond the “Operating Conditions” may affect
device reliability.
NOTES: 1. Unless otherwise noted, all voltages are measured with respect to VSS.
2. The total supply current includes the current out of all the I/O pins as well as the operating current of the device.
Recommended Operating Conditions
MIN
MAX
UNIT
Supply voltage (with respect to VSS), VDD
3
5.2
V
CPU clock rate (as programmed), f(CPU)
64
12,320
kHz
Load resistance between DACP and DACM
, R(DAC)
32
Ω
Operating free-air temperature, TA
Device functionality
0
70
°C
Timing Requirements
MIN
MAX
UNIT
t(RESET)
Reset_ low pulse width, while VDD is within specified limits
100
ns
t1(WIDTH)
Pulse width required prior to a negative transition at pin PD3, PD5, or PF0 → PF7
‡
2
1/FCPU
t2(WIDTH)
Pulse width required prior to a positive transition at pin PD2 or PD4
†
2
1/FCPU
‡ While these pins are being used as interrupt inputs.
t
(RESET)
t
(RESET)
Figure 1: Initialization Timing Diagram
t1
(WIDTH)
t2
(WIDTH)
t1
(WIDTH (PD3, PD5, or F port))
t2
(WIDTH (PD2, or PD4))
Figure 2: External Interrupt Pin Pulse Width Requirements t1WIDTH and t2WIDTH
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
