数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8347 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

部件名 MPC8347
功能描述  Integrated Host Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8347 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Back Button MPC8347 Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 17Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 108 page
background image
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 3
Freescale Semiconductor
13
Clock Input Timing
4
Clock Input Timing
This section provides the clock input DC and AC electrical characteristics for the MPC8347EA.
4.1
DC Electrical Characteristics
Table 7 provides the clock input (CLKIN/PCI_SYNC_IN) DC timing specifications for the MPC8347EA.
4.2
AC Electrical Characteristics
The primary clock source for the MPC8347EA can be one of two inputs, CLKIN or PCI_CLK, depending
on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input
(CLKIN/PCI_CLK) AC timing specifications for the MPC8347EA.
Table 6. CLKIN DC Electrical Characteristics
Parameter
Condition
Symbol
Min
Max
Unit
Input high voltage
—
VIH
2.7
OVDD+0.3
V
Input low voltage
—
VIL
–0.3
0.4
V
CLKIN Input current
0V
≤V
IN ≤ OVDD
IIN
—
±10
μA
PCI_SYNC_IN Input current
0V
≤V
IN ≤ 0.5 V or
OVDD – 0.5 V
≤V
IN ≤ OVDD
IIN
—
±10
μA
PCI_SYNC_IN Input current
0.5 V
≤V
IN ≤ OVDD - 0.5 V
IIN
—
±50
μA
Table 7. CLKIN AC Timing Specifications
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
CLKIN/PCI_CLK frequency
fCLKIN
——
66
MHz
1
CLKIN/PCI_CLK cycle time
tCLKIN
15
—
—
ns
—
CLKIN/PCI_CLK rise and fall time
tKH, tKL
0.6
1.0
2.3
ns
2
CLKIN/PCI_CLK duty cycle
tKHK/tCLKIN
40
—
60
%
3
CLKIN/PCI_CLK jitter
—
—
—
+/– 150
ps
4, 5
Notes:
1. Caution: The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum
operating frequencies.
2. Rise and fall times for CLKIN/PCI_CLK are measured at 0.4 V and 2.7 V.
3. Timing is guaranteed by design and characterization.
4. This represents the total input jitter—short term and long term—and is guaranteed by design.
5. The CLKIN/PCI_CLK driver’s closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set
low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com