数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8347 数据表(PDF) 19 Page - Freescale Semiconductor, Inc

部件名 MPC8347
功能描述  Integrated Host Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8347 数据表(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8347 Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 108 page
background image
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 3
Freescale Semiconductor
19
DDR and DDR2 SDRAM
Table 18 provides the input AC timing specifications for the DDR SDRAM interface.
6.2.2
DDR and DDR2 SDRAM Output AC Timing Specifications
Table 19 shows the DDR and DDR2 output AC timing specifications.
Table 18. DDR and DDR2 SDRAM Input AC Timing Specifications
At recommended operating conditions with GVDD of (1.8 V or 2.5 V) ± 5%.
Parameter
Symbol
Min
Max
Unit
Notes
Controller Skew for
MDQS—MDQ/MECC/MDM
tCISKEW
ps
1
400 MHz
–600
600
2
333 MHz
–750
750
3
266 MHz
–750
750
3
200 MHz
–750
750
3
Note:
1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding
bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.
2. This specification applies only to the DDR2 interface.
3. This specification applies only to the DDR interface.
Table 19. DDR and DDR2 SDRAM Output AC Timing Specifications
At recommended operating conditions with GVDD of (1.8 V or 2.5 V) ± 5%.
Parameter
Symbol 1
Min
Max
Unit
Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)
tMCK
510
ns
2
ADDR/CMD/MODT output setup with respect to MCK
tDDKHAS
ns
3
400 MHz
1.95
—
333 MHz
2.40
—
266 MHz
3.15
—
200 MHz
4.20
—
ADDR/CMD/MODT output hold with respect to MCK
tDDKHAX
ns
3
400 MHz
1.95
—
333 MHz
2.40
—
266 MHz
3.15
—
200 MHz
4.20
—
MCS(n) output setup with respect to MCK
tDDKHCS
ns
3
400 MHz
1.95
—
333 MHz
2.40
—
266 MHz
3.15
—
200 MHz
4.20
—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com