数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8347 数据表(PDF) 2 Page - Freescale Semiconductor, Inc

部件名 MPC8347
功能描述  Integrated Host Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8347 数据表(HTML) 2 Page - Freescale Semiconductor, Inc

  MPC8347 Datasheet HTML 1Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 2Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 3Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 4Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8347 Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 108 page
background image
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 3
2
Freescale Semiconductor
Overview
1
Overview
This section provides a high-level overview of the MPC8347EA features. Figure 1 shows the major
functional units within the MPC8347EA.
Figure 1. MPC8347EA Block Diagram
Major features of the MPC8347EA are as follows:
•
Embedded PowerPC e300 processor core; operates at up to 667 MHz
— High-performance, superscalar processor core
— Floating-point, integer, load/store, system register, and branch processing units
— 32-Kbyte instruction cache, 32-Kbyte data cache
— Lockable portion of L1 cache
— Dynamic power management
— Software-compatible with the other Freescale processor families that implement the PowerPC
architecture
•
Double data rate, DDR1/DDR2 SDRAM memory controller
— Programmable timing supporting DDR1 and DDR2 SDRAM
— 32- or 64-bit data interface, up to 400 MHz data rate for TBGA, 266 MHz for PBGA
— Up to four physical banks (chip selects), each bank up to 1 Gbyte independently addressable
— DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
— Full error checking and correction (ECC) support
— Support for up to 16 simultaneous open pages (up to 32 pages for DDR2)
— Contiguous or discontiguous memory mapping
— Read-modify-write support
— Sleep-mode support for SDRAM self refresh
— Auto refresh
DUART
Dual I2C
Timers
GPIO
Security
Interrupt
Controller
Dual
Role
High-Speed
Local Bus
DDR
SDRAM
Controller
Host
32KB
D-Cache
e300 Core
32KB
I-Cache
USB 2.0
10/100/1000
SEQ
PCI
DMA
Ethernet
10/100/1000
Ethernet



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com