| 数据搜索系统,热门电子元器件搜索 |
|
ADV7392EBZ 数据表(PDF) 87 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7392EBZ 数据表(HTML) 87 Page - Analog Devices |
|
87 / 96 page ![]() ADV7390/ADV7391/ADV7392/ADV7393 Rev. 0 | Page 87 of 96 Table 73. 16-Bit 525i RGB In, RGB Out Subaddress Setting Description 0x17 0x02 Software reset. 0x00 0x1C All DACs enabled. PLL enabled (16×). 0x01 0x00 SD input mode. 0x02 0x10 RGB output enabled. RGB output sync enabled. 0x80 0x10 NTSC standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled. 0x82 0xC9 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge control enabled. Pedestal enabled. 0x87 0x80 RGB input enabled. 0x88 0x08 16-bit input enabled. 0x8A 0x0C Timing Mode 2 (Slave). HSYNC/VSYNC synchronization. Table 74. 8-Bit 625i YCrCb In (EAV/SAV), YPrPb Out Subaddress Setting Description 0x17 0x02 Software reset. 0x00 0x1C All DACs enabled. PLL enabled (16×). 0x01 0x00 SD input mode. 0x80 0x11 PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled. 0x82 0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge control enabled. 0x8C 0xCB PAL FSC value. 0x8D 0x8A PAL FSC value. 0x8E 0x09 PAL FSC value. 0x8F 0x2A PAL FSC value. Table 75. 8-Bit 625i YCrCb In (EAV/SAV), CVBS/Y-C Out Subaddress Setting Description 0x17 0x02 Software reset. 0x00 0x1C All DACs enabled. PLL enabled (16×). 0x01 0x00 SD input mode. 0x80 0x11 PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled. 0x82 0xC3 Pixel data valid. CVBS/S-Video out. SSAF PrPb filter enabled. Active video edge control enabled. 0x8C 0xCB PAL FSC value. 0x8D 0x8A PAL FSC value. 0x8E 0x09 PAL FSC value. 0x8F 0x2A PAL FSC value. Table 76. 8-Bit 625i YCrCb In, YPrPb Out Subaddress Setting Description 0x17 0x02 Software reset. 0x00 0x1C All DACs enabled. PLL enabled (16×). 0x01 0x00 SD input mode. 0x80 0x11 PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled. 0x82 0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge control enabled. 0x8A 0x0C Timing Mode 2 (Slave). HSYNC/VSYNC synchronization. 0x8C 0xCB PAL FSC value. 0x8D 0x8A PAL FSC value. 0x8E 0x09 PAL FSC value. 0x8F 0x2A PAL FSC value. Table 77. 8-Bit 625i YCrCb In (EAV/SAV), RGB Out Subaddress Setting Description 0x17 0x02 Software reset. 0x00 0x1C All DACs enabled. PLL enabled (16×). 0x01 0x00 SD input mode. 0x02 0x10 RGB output enabled. RGB output sync enabled. 0x80 0x11 PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled. 0x82 0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge control enabled. 0x8C 0xCB PAL FSC value. 0x8D 0x8A PAL FSC value. 0x8E 0x09 PAL FSC value. 0x8F 0x2A PAL FSC value. Table 78. 8-Bit 625i YCrCb In, RGB Out Subaddress Setting Description 0x17 0x02 Software reset. 0x00 0x1C All DACs enabled. PLL enabled (16×). 0x01 0x00 SD input mode. 0x02 0x10 RGB output enabled. RGB output sync enabled. 0x80 0x11 PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled. 0x82 0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge control enabled. 0x8A 0x0C Timing Mode 2 (Slave). HSYNC/VSYNC synchronization. 0x8C 0xCB PAL FSC value. 0x8D 0x8A PAL FSC value. 0x8E 0x09 PAL FSC value. 0x8F 0x2A PAL FSC value. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |