DSPIC30F datasheet(83/220 Pages) MICROCHIP

83 / 220 page

 2004 Microchip Technology Inc.

Preliminary

DS70116C-page 81

dsPIC30F5011/5013

13.0

OUTPUT COMPARE MODULE

This section describes the output compare module and

associated Operational modes. The features provided

by this module are useful in applications requiring

Operational modes, such as:

• Generation of Variable Width Output Pulses

• Power Factor Correction

Figure 13-1 depicts a block diagram of the output

compare module.

The key operational features of the output compare

module include:

• Timer2 and Timer3 Selection mode

• Simple Output Compare Match mode

• Dual Output Compare Match mode

• Simple PWM mode

• Output Compare During Sleep and Idle modes

• Interrupt on Output Compare/PWM Event

These Operating modes are determined by setting the

appropriate bits in the 16-bit OCxCON SFR (where

x = 1,2,3,...,N). The dsPIC devices contain up to 8

compare channels (i.e., the maximum value of N is 8).

OCxRS and OCxR in Figure 13-1 represent the Dual

Compare registers. In the Dual Compare mode, the

OCxR register is used for the first compare and OCxRS

is used for the second compare.

FIGURE 13-1:

OUTPUT COMPARE MODE BLOCK DIAGRAM

OCxR

Comparator

Output

Logic

OCM<2:0>

Output

OCx

Set Flag bit

OCxIF

OCxRS

Mode Select

Note:

Where ‘x’ is shown, reference is made to the registers associated with the respective output compare

channels 1 through N.

OCFA

OCTSEL

T2P2_MATCH

TMR2<15:0

TMR3<15:0>

T3P3_MATCH

From GP

(for x = 1, 2, 3 or 4)

or OCFB

(for x = 5, 6, 7 or 8)

Timer Module

Enable

DSPIC30F 数据表(PDF) 83 Page - Microchip Technology

DSPIC30F 数据表(HTML) 83 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载