数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9992BBCZ 数据表(PDF) 19 Page - Analog Devices

部件名 AD9992BBCZ
功能描述  12-Bit CCD Signal Processor with Precision Timing Generator
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9992BBCZ 数据表(HTML) 19 Page - Analog Devices

Back Button AD9992BBCZ Datasheet HTML 15Page - Analog Devices AD9992BBCZ Datasheet HTML 16Page - Analog Devices AD9992BBCZ Datasheet HTML 17Page - Analog Devices AD9992BBCZ Datasheet HTML 18Page - Analog Devices AD9992BBCZ Datasheet HTML 19Page - Analog Devices AD9992BBCZ Datasheet HTML 20Page - Analog Devices AD9992BBCZ Datasheet HTML 21Page - Analog Devices AD9992BBCZ Datasheet HTML 22Page - Analog Devices AD9992BBCZ Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 92 page
background image
AD9992
Rev. C | Page 19 of 92
HORIZONTAL CLAMPING AND BLANKING
The horizontal clamping and blanking pulses of the AD9992
are fully programmable to suit a variety of applications.
Individual control is provided for CLPOB, PBLK, and HBLK in
the different regions of each field. This allows the dark pixel
clamping and blanking patterns to be changed at each stage of
the readout to accommodate different image transfer timing
and high speed line shifts.
Individual CLPOB and PBLK Patterns
The AFE horizontal timing consists of CLPOB and PBLK, as
shown in Figure 22. These two signals are programmed
independently using the registers listed in Table 10. The start
polarity for the CLPOB (and PBLK) signal is CLPOBPOL
(PBLKPOL), and the first and second toggle positions of the pulse
are CLPOBTOG1 (PBLKTOG1) and CLPOBTOG2 (PBLKTOG2).
Both signals are active low and should be programmed
accordingly.
A separate pattern for CLPOB and PBLK can be programmed
for each vertical sequence. As described in the Vertical Timing
Generation section, several V-sequences can be created, each
containing a unique pulse pattern for CLPOB and PBLK. Figure 48
shows how the sequence change positions divide the readout field
into different regions. By assigning a different V-sequence to
each region, the CLPOB and PBLK signals can change with
each change in the vertical timing.
CLPOB and PBLK Masking Areas
Additionally, the AD9992 allows the CLPOB and PBLK signals to
be disabled in certain lines in the field without changing any of
the existing CLPOB pattern settings.
To use CLPOB (or PBLK) masking, the CLPMASKSTART
(PBLKMASKSTART) and CLPMASKEND (PBLKMASKEND)
registers are programmed to specify the start and end lines in
the field where the CLPOB (PBLK) patterns are ignored. The three
sets of start and end registers allow up to three CLPOB (PBLK)
masking areas to be created.
The CLPOB and PBLK masking registers are not specific to
a certain V-sequence; they are always active for any existing field of
timing. During operation, to disable the CLPOB masking
feature, these registers must be set to the maximum value of
0x1FFF or a value greater than the programmed VD length.
Note that to disable CLPOB (and PBLK) masking during power-up,
it is recommended to set CLPMASKSTART (PBLKMASKSTART)
to 8191 and CLPMASKEND (PBLKMASKEND) to 0. This
prevents any accidental masking caused by register update events.
Table 10. CLPOB and PBLK Pattern Registers
Register
Length
Range
Description
CLPOBPOL
1b
High/low
Starting polarity of CLPOB for each V-sequence.
PBLKPOL
1b
High/low
Starting polarity of PBLK for each V-sequence.
CLPOBTOG1
13b
0 to 8191 pixel locations
First CLPOB toggle position within line for each V-sequence.
CLPOBTOG2
13b
0 to 8191 pixel locations
Second CLPOB toggle position within line for each V-sequence.
PBLKTOG1
13b
0 to 8191 pixel locations
First PBLK toggle position within line for each V-sequence.
PBLKTOG2
13b
0 to 8191 pixel locations
Second PBLK toggle position within line for each V-sequence.
CLPMASKSTART
13b
0 to 8191 line locations
CLPOB masking area—starting line within field (maximum of three areas).
CLPMASKEND
13b
0 to 8191 line locations
CLPOB masking area—ending line within field (maximum of three areas).
PBLKMASKSTART
13b
0 to 8191 line locations
PBLK masking area—starting line within field (maximum of three areas).
PBLKMASKEND
13b
0 to 8191 line locations
PBLK masking area—ending line within field (maximum of three areas).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com