AD5663BCPZ-R2 datasheet(5/24 Pages) AD

5 / 24 page

AD5663

Rev. 0 | Page 5 of 24

TIMING CHARACTERISTICS

All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.

VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.1

Table 4.

Limit at TMIN, TMAX

Parameter

VDD = 2.7 V to 5.5 V

Unit

Conditions/Comments

t12

ns min

SCLK cycle time

ns min

SCLK high time

ns min

SCLK low time

ns min

SYNC to SCLK falling edge setup time

ns min

Data setup time

ns min

Data hold time

ns min

SCLK falling edge to SYNC rising edge

ns min

Minimum SYNC high time

ns min

SYNC rising edge to SCLK fall ignore

t10

ns min

SCLK falling edge to SYNC fall ignore

t11

ns min

LDAC pulse width low

t12

ns min

SCLK falling edge to LDAC rising edge

t13

ns min

CLR pulse width low

t14

ns min

SCLK falling edge to LDAC falling edge

t15

300

ns max

CLR pulse activation time

1 Guaranteed by design and characterization; not production tested.

2 Maximum SCLK frequency is 50 MHz at VDD = 2.7 V to 5.5 V.

TIMING DIAGRAM

SCLK

SYNC

DIN

DB23

t10

t11

t12

LDAC1

LDAC2

t14

1ASYNCHRONOUS LDAC UPDATE MODE.

2SYNCHRONOUS LDAC UPDATE MODE.

CLR

t13

t15

VOUT

DB0

Figure 2. Serial Write Operation

AD5663BCPZ-R2 数据表(PDF) 5 Page - Analog Devices

AD5663BCPZ-R2 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

AD5663BCPZ-R2 数据表(PDF) 5 Page - Analog Devices

AD5663BCPZ-R2 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载