数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9510-VCO/PCB 数据表(PDF) 55 Page - Analog Devices

部件名 AD9510-VCO/PCB
功能描述  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9510-VCO/PCB 数据表(HTML) 55 Page - Analog Devices

Back Button AD9510-VCO/PCB Datasheet HTML 51Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 52Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 53Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 54Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 55Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 56Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 57Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 58Page - Analog Devices AD9510-VCO/PCB Datasheet HTML 59Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 60 page
background image
AD9510
Rev. A | Page 55 of 60
Reg.
Addr.
(Hex) Bit(s) Name
Description
<5>
Force
Forces Individual Outputs to the State Specified in Start (Above)
This Function Requires That Nosync (Below) Also Be Set (Default = 0b)
49
OUT0
(4B)
(OUT1)
(4D)
(OUT2)
(4F)
(OUT3)
(51)
(OUT4)
(53)
(OUT5)
(55)
(OUT6)
(57)
(OUT7)
<6>
Nosync
Ignore Chip-Level Sync Signal (Default = 0b)
49
OUT0
(4B)
(OUT1)
(4D)
(OUT2)
(4F)
(OUT3)
(51)
(OUT4)
(53)
(OUT5)
(55)
(OUT6)
(57)
(OUT7)
<7>
Bypass Divider
Bypass and Power-Down Divider Logic; Route Clock Directly to Output (Default = 0b)
49
OUT0
(4B)
(OUT1)
(4D)
(OUT2)
(4F)
(OUT3)
(51)
(OUT4)
(53)
(OUT5)
(55)
(OUT6)
(57)
(OUT7)
58
<0>
SYNC Detect Enable 1 = Enable SYNC Detect (Default = 0b)
58
<1>
SYNC Select
1 = Raise Flag if Slow Clocks Are Out-of-Sync by 0.5 to 1 High Speed Clock Cycles
0 (Default) = Raise Flag if Slow Clocks Are Out-of-Sync by 1 to 1.5 High Speed Clock Cycles
58
<2>
Soft SYNC
Soft SYNC bit works the same as the FUNCTION pin when in SYNCB mode, except that this bit’s polarity is
reversed. That is, a high level forces selected outputs into a known state, and a high > low transition
triggers a sync (default = 0b).
58
<3>
Dist Ref Power-
Down
1 = Power-Down the References for the Distribution Section (Default = 0b)
58
<4>
SYNC Power-Down 1 = Power-Down the SYNC (Default = 0b)
58
<6:5> FUNCTION Pin
Select
<6>
<5>
Function
0
0
RESETB (Default)
0
1
SYNCB
1
0
Test Only; Do Not Use
1
1
PDB
58
<7>
Not Used
59
<7:0>
Not Used
5A
<0>
Update Registers
A 1 written to this bit updates all registers and transfers all serial control port register buffer contents to
the control registers on the next rising SCLK edge. This is a self-clearing bit; a 0 does not have to be
written to clear it.
5A
<7:1>
Not Used
END



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com