AD9510-VCOSLASHPCB datasheet(21/60 Pages) AD

21 / 60 page

AD9510

Rev. A | Page 21 of 60

TERMINOLOGY

Phase Jitter and Phase Noise

An ideal sine wave can be thought of as having a continuous

and even progression of phase with time from 0 to 360 degrees

for each cycle. Actual signals, however, display a certain amount

of variation from ideal phase progression over time. This

phenomenon is called phase jitter. Although many causes can

contribute to phase jitter, one major cause is random noise,

which is characterized statistically as being Gaussian (normal)

in distribution.

This phase jitter leads to a spreading out of the energy of the

sine wave in the frequency domain, producing a continuous

power spectrum. This power spectrum is usually reported as a

series of values whose units are dBc/Hz at a given offset in

frequency from the sine wave (carrier). The value is a ratio

(expressed in dB) of the power contained within a 1 Hz

bandwidth with respect to the power at the carrier frequency.

For each measurement, the offset from the carrier frequency is

also given.

It is meaningful to integrate the total power contained within

some interval of offset frequencies (for example, 10 kHz to

10 MHz). This is called the integrated phase noise over that

frequency offset interval and can be readily related to the time

jitter due to the phase noise within that offset frequency

interval.

Phase noise has a detrimental effect on the performance of

ADCs, DACs, and RF mixers. It lowers the achievable dynamic

range of the converters and mixers, although they are affected

in somewhat different ways.

Time Jitter

Phase noise is a frequency domain phenomenon. In the

time domain, the same effect is exhibited as time jitter. When

observing a sine wave, the time of successive zero crossings is

seen to vary. In a square wave, the time jitter is seen as a

displacement of the edges from their ideal (regular) times of

occurrence. In both cases, the variations in timing from the

ideal are the time jitter. Since these variations are random in

nature, the time jitter is specified in units of seconds root mean

square (rms) or 1 sigma of the Gaussian distribution.

Time jitter that occurs on a sampling clock for a DAC or an

ADC decreases the SNR and dynamic range of the converter.

A sampling clock with the lowest possible jitter provides the

highest performance from a given converter.

Additive Phase Noise

It is the amount of phase noise that is attributable to the device

or subsystem being measured. The phase noise of any external

oscillators or clock sources has been subtracted. This makes it

possible to predict the degree to which the device impacts the

total system phase noise when used in conjunction with the

various oscillators and clock sources, each of which contribute

their own phase noise to the total. In many cases, the phase

noise of one element dominates the system phase noise.

Additive Time Jitter

It is the amount of time jitter that is attributable to the device

or subsystem being measured. The time jitter of any external

oscillators or clock sources has been subtracted. This makes it

possible to predict the degree to which the device will impact

the total system time jitter when used in conjunction with the

various oscillators and clock sources, each of which contribute

their own time jitter to the total. In many cases, the time jitter of

the external oscillators and clock sources dominates the system

time jitter.

AD9510-VCO/PCB 数据表(PDF) 21 Page - Analog Devices

AD9510-VCO/PCB 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载