DIX4192IPFBT datasheet(18/60 Pages) BURR-BROWN

18 / 60 page

www.ti.com

SY C

BLS

(input)

BLS

(output)

Block Start

(Frame 0startshere)

DIGITAL INTERFACE RECEIVER (DIR) OPERATION

PL 1

AE 3

Decoder

Pulse

Generator

PL 2

128f

256f

512f

Clock

Divider

Divide by

1,2, 4,or8

DataStream

De-M x

RX1+(pin1)

RX1 (pin2)

RX2+(pin3)

RX2 (pin4)

RX3+(pin5)

RX3 (pin6)

RX4+(pin7)

RX4 (pin8)

LOCK

(pin 11)

RXCKO

(pin 12)

RXCKO

BYPMUX[10

: ]

R MUX[

1:0]

RXCLK

MC K

RXCKI

RXCKOF[1:0]

Ch1

(Left)

Audio

Ch2

(Right)

Audio

Cha ne

Status

Channel

Status

User

Daa

User

Daa

UserAccess

(UA)Buffers

Receiver

Access

(RA)Buffers

DIT

ToSPI orI CHostInterface

Receiver

Sy c

Generator

RCV_SYNC

Errorand

StatusOutputs

ToDIT Buffer

andLine Driver

Reference

Clock

Source

DIT

DIX4192

SBFS031C – JANUARY 2006 – REVISED JUNE 2006

PRODUCT OVERVIEW (continued)

Figure 11. DIT Block Start Timing

The DIR performs AES3 decoding and clock recovery and provides the differential line receiver functions. The

lock range of the DIR includes frame/sampling rates from 20kHz to 216kHz. Figure 12 shows the functional

block diagram for the DIR.

Four differential line receivers are utilized for signal conditioning the encoded input data streams. The receivers

can be externally configured for either balanced or unbalanced cable interfaces, as well as interfacing with

CMOS logic level inputs from optical receivers or external logic circuitry. See Figure 13 for a simplified

schematic for the line receiver. External connections are discussed in the Receiver Input Interfacing section.

Figure 12. Digital Interface Receiver (DIR) Functional Block Diagram

Submit Documentation Feedback

DIX4192IPFBT 数据表(PDF) 18 Page - Burr-Brown (TI)

DIX4192IPFBT 数据表(HTML) 18 Page - Burr-Brown (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载