数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7L19 数据表(PDF) 90 Page - STMicroelectronics

部件名 ST7L19
功能描述  8-bit MCU for automotive with single voltage Flash/ROM memory, data EEPROM, ADC, 5 timers, SPI
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7L19 数据表(HTML) 90 Page - STMicroelectronics

Back Button ST7L19 Datasheet HTML 86Page - STMicroelectronics ST7L19 Datasheet HTML 87Page - STMicroelectronics ST7L19 Datasheet HTML 88Page - STMicroelectronics ST7L19 Datasheet HTML 89Page - STMicroelectronics ST7L19 Datasheet HTML 90Page - STMicroelectronics ST7L19 Datasheet HTML 91Page - STMicroelectronics ST7L19 Datasheet HTML 92Page - STMicroelectronics ST7L19 Datasheet HTML 93Page - STMicroelectronics ST7L19 Datasheet HTML 94Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 138 page
background image
ST7L15, ST7L19
90/138
10-BIT A/D CONVERTER (ADC) (cont’d)
11.5.6 Register Description
CONTROL/STATUS REGISTER (ADCCSR)
Read/Write (Except bit 7 read only)
Reset Value: 0000 0000 (00h)
Bit 7 = EOC End of Conversion
This bit is set by hardware. It is cleared by soft-
ware reading the ADCDRH register.
0: Conversion is not complete
1: Conversion complete
Bit 6 = SPEED ADC clock selection
This bit is set and cleared by software. It is used
together with the SLOW bit to configure the ADC
clock speed. Refer to the table in the SLOW bit de-
scription (ADCDRL register).
Bit 5 = ADON A/D Converter on
This bit is set and cleared by software.
0: A/D converter is switched off
1: A/D converter is switched on
Bits 4:3 = Reserved (must be kept cleared)
Bits 2:0 = CH[2:0] Channel Selection
These bits are set and cleared by software. They
select the analog input to convert.
*The number of channels is device dependent.
Refer to the device pinout description.
DATA REGISTER HIGH (ADCDRH)
Read Only
Reset Value: xxxx xxxx (xxh)
Bits 7:0 = D[9:2] MSB of Analog Converted Value
AMP CONTROL/DATA REGISTER LOW (AD-
CDRL)
Read/Write
Reset Value: 0000 00xx (0xh)
Bits 7:5 = Reserved (forced by hardware to 0)
Bit 4 = Reserved (must be kept cleared)
Bit 3 = SLOW Slow mode
This bit is set and cleared by software. It is used
together with the SPEED bit in the ADCCSR regis-
ter to configure the ADC clock speed as shown on
the table below.
Note: Max fADC allowed = 4 MHz (see section
13.11 on page 122)
Bit 2 = Reserved (must be kept cleared)
Bits 1:0 = D[1:0] LSB of Analog Converted Value
70
EOC
SPEED ADON
0
0
CH2
CH1
CH0
Channel Pin*
CH2
CH1
CH0
AIN0
000
AIN1
001
AIN2
010
AIN3
011
AIN4
100
AIN5
101
AIN6
110
70
D9
D8
D7
D6
D5
D4
D3
D2
70
00
0
-
SLOW
-
D1
D0
fADC
SLOW SPEED
fCPU/2
0
0
fCPU
01
fCPU/4
1
x
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com