数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SI53112-A00AGM 数据表(PDF) 5 Page - Skyworks Solutions Inc.

部件名 SI53112-A00AGM
功能描述  DB1200ZL 12-OUTPUT PCIE GEN 3 BUFFER
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SKYWORKS [Skyworks Solutions Inc.]
网页  http://www.skyworksinc.com
标志 SKYWORKS - Skyworks Solutions Inc.

SI53112-A00AGM 数据表(HTML) 5 Page - Skyworks Solutions Inc.

  SI53112-A00AGM Datasheet HTML 1Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 2Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 3Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 4Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 5Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 6Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 7Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 8Page - Skyworks Solutions Inc. SI53112-A00AGM Datasheet HTML 9Page - Skyworks Solutions Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 35 page
background image
Si53112
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
5
Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 2, 2021
Table 3. Output Skew, PLL Bandwidth and Peaking
TA = –40 to 85 °C; supply voltage VDD =3.3 V ±5%
Parameter
Test Condition
Min
TYP
Max
Unit
CLK_IN, DIF[x:0]
Input-to-Output Delay in PLL Mode
Nominal Value1,2,3,4
–100
27
100
ps
CLK_IN, DIF[x:0]
Input-to-Output Delay in Bypass Mode
\Nominal Value2,4,5
2.5
3.3
4.5
ns
CLK_IN, DIF[x:0]
Input-to-Output Delay Variation in PLL mode
Over voltage and temperature2,4,5
–100
39
100
ps
CLK_IN, DIF[x:0]
Input-to-Output Delay Variation in Bypass Mode
Over voltage and temperature2,4,5
–250
3.7
250
ps
DIF[11:0]
Output-to-Output Skew across all 12 Outputs
(Common to Bypass and PLL Mode)1,2,3,4,5
0
20
50
ps
PLL Jitter Peaking
(HBW_BYPASS_LBW =0)6
0.4
2.0
dB
PLL Jitter Peaking
(HBW_BYPASS_LBW =1)6
—0.1
2.5
dB
PLL Bandwidth
(HBW_BYPASS_LBW =0)7
0.7
1.4
MHz
PLL Bandwidth
(HBW_BYPASS_LBW =1)7
2
4
MHz
Notes:
1. Measured into fixed 2 pF load cap. Input-to-output skew is measured at the first output edge following the
corresponding input.
2. Measured from differential cross-point to differential cross-point.
3. This parameter is deterministic for a given device.
4. Measured with scope averaging on to find mean value.
5. All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created
by it.
6. Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL
jitter peaking.
7. Measured at 3 db down or half power point.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com