WM8721SEDSSLASHR datasheet(8/37 Pages) WOLFSON

8 / 37 page

WM8721 / WM8721L

Production Data

PD Rev 4.0 November 2004

MASTER CLOCK TIMING

MCLK

XTIL

XTIH

XTIY

Figure 1 System Clock Timing Requirements

Test Conditions

AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25

oC, Slave Mode fs = 48kHz, MCLK = 256fs

unless otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

System Clock Timing Information

MCLK System clock pulse width high

tXTIH

MCLK System clock pulse width low

tXTIL

MCLK System clock cycle time

tXTIY

MCLK Duty cycle

40:60

60:40

DIGITAL AUDIO INTERFACE – MASTER MODE

BCLK

(Output)

DACLRC

(Output)

DACDAT

DST

DHT

Figure 2 Digital Audio Data Timing - Master Mode

Test Conditions

AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25

oC, Master Mode, fs = 48kHz, XTI/MCLK =

256fs unless otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Audio Data Input Timing Information

DACLRC propagation delay

from BCLK falling edge

tDL

DACDAT setup time to

BCLK rising edge

tDST

DACDAT hold time from

BCLK rising edge

tDHT

WM8721SEDS/R 数据表(PDF) 8 Page - Wolfson Microelectronics plc

WM8721SEDS/R 数据表(HTML) 8 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表下载