Operation

M41T62/63/64/65

14/40

Figure 15.

Acknowledgement sequence

2.2

READ mode

In this mode the master reads the M41T6x slave after setting the slave address (see

Figure 17 on page 15). Following the WRITE Mode Control Bit (R/W=0) and the

Acknowledge Bit, the word address 'An' is written to the on-chip address pointer. Next the

START condition and slave address are repeated followed by the READ Mode Control Bit

(R/W=1). At this point the master transmitter becomes the master receiver. The data byte

which was addressed will be transmitted and the master receiver will send an Acknowledge

Bit to the slave transmitter. The address pointer is only incremented on reception of an

Acknowledge Clock. The M41T6x slave transmitter will now place the data byte at address

An+1 on the bus, the master receiver reads and acknowledges the new byte and the

address pointer is incremented to “An+2.”

This cycle of reading consecutive addresses will continue until the master receiver sends a

STOP condition to the slave transmitter.

The system-to-user transfer of clock data will be halted whenever the address being read is

a clock address (00h to 07h). The update will resume due to a Stop Condition or when the

pointer increments to any non-clock address (08h-0Fh).

Note:

This is true both in READ Mode and WRITE Mode.

An alternate READ Mode may also be implemented whereby the master reads the M41T6x

slave without first writing to the (volatile) address pointer. The first address that is read is the

last one stored in the pointer (see Figure 18 on page 15).

AI00601

DATA OUTPUT

BY RECEIVER

DATA OUTPUT

BY TRANSMITTER

SCL FROM

MASTER

START

CLOCK PULSE FOR

ACKNOWLEDGEMENT

12

89

MSB

LSB