AMC131M01DFMR datasheet(40/81 Pages) TI

40 / 81 page

8.5.2 ADC Conversion Data

The device provides conversion data at the data rate set by the OSR bit in the CLOCK register. The conversion

status is available as the DRDY0 bit in the STATUS register. The STATUS register content is automatically

output as the response to the NULL command.

Conversion data are 24 bits. The data LSBs are truncated when the device operates with a 16-bit word size.

The LSBs are zero padded or the MSBs sign extended when operating with a 32-bit word size depending on the

setting of the WLENGTH[1:0] bits in the MODE register.

Data are given in binary two's-complement format. Use Equation 10 to calculate the size of one code (LSB).

1 LSB = (2.4 V / Gain) / 224 = +FSR / 223

(10)

A positive full-scale input VIN ≥ +FSR – 1 LSB = 1.2 V / Gain – 1 LSB produces an output code of 7FFFFFh, and

a negative full-scale input (VIN ≤ –FSR = –1.2 V / Gain) produces an output code of 800000h. The output clips at

these codes for signals that exceed full-scale.

Table 8-8 summarizes the ideal output codes for different input signals.

Table 8-8. Ideal Output Code versus Input Signal

INPUT SIGNAL,

VIN = VAINP – VAINN

IDEAL OUTPUT CODE

≥ FSR (223 – 1) / 223

7FFFFFh

FSR / 223

000001h

000000h

–FSR / 223

FFFFFFh

≤ –FSR

800000h

Figure 8-20 shows the mapping of the analog input signal to the output codes.

7FFFFFh

Input Voltage V

7FFFFEh

000001h

000000h

800000h

FFFFFFh

800001h

Figure 8-20. Code Transition Diagram

AMC131M01

SBASA57 – SEPTEMBER 2023

www.ti.com

Submit Document Feedback

Product Folder Links: AMC131M01

AMC131M01DFMR 数据表(PDF) 40 Page - Texas Instruments

AMC131M01DFMR 数据表(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载