ADL5330ACPZ-R2 datasheet(4/24 Pages) AD

4 / 24 page

ADL5330

Rev. A | Page 4 of 24

Parameter

Conditions

Min

Typ

Max

Unit

2200 MHz

Gain Control Span

±3 dB gain law conformance

Maximum Gain

VGAIN = 1.4 V

Minimum Gain

VGAIN = 0.6 V

−30

Gain Flatness vs. Frequency

±30 MHz around center frequency,

VGAIN = 1.0 V (differential output)

0.23

Gain Control Slope

16.7

mV/dB

Gain Control Intercept

Gain = 0 dB, gain = slope (VGAIN − intercept)

1.06

Input Compression Point

VGAIN = 1.2 V

0.9

dBm

Input Compression Point

VGAIN = 1.4 V

−2.0

dBm

Output Third-Order Intercept (OIP3)

VGAIN = 1.4 V

21.2

dBm

Output Noise Floor1

20 MHz carrier offset, VGAIN = 1.4 V

−147

dBm/Hz

Noise Figure

VGAIN = 1.4 V

12.5

Input Return Loss2

1 V < VGAIN < 1.4 V

−11.7

Output Return Loss2

−9.5

2700 MHz

Gain Control Span

±3 dB gain law conformance

Maximum Gain

VGAIN = 1.4 V

Minimum Gain

VGAIN = 0.7 V

−32

Gain Flatness vs. Frequency

±30 MHz around center frequency,

VGAIN = 1.0 V (differential output)

0.3

Gain Control Slope

mV/dB

Gain Control Intercept

Gain = 0 dB, gain = slope (VGAIN − intercept)

1.15

Input Compression Point

VGAIN = 1.2 V

1.2

dBm

Input Compression Point

VGAIN = 1.4 V

−0.9

dBm

Output Third-Order Intercept (OIP3)

VGAIN = 1.4 V

dBm

Output Noise Floor1

20 MHz carrier offset, VGAIN = 1.4 V

−152

dBm/Hz

Noise Figure

VGAIN = 1.4 V

14.7

Input Return Loss2

1 V < VGAIN < 1.4 V

−9.7

Output Return Loss2

−5

GAIN CONTROL INPUT

GAIN pin

Gain Control Voltage Range3

1.4

Incremental Input Resistance

GAIN pin to COM1 pin

MΩ

Response Time

Full scale: to within 1 dB of final gain

380

3 dB gain step, POUT to within 1 dB of final gain

POWER SUPPLIES

Pin VPS1, Pin VPS2, Pin COM1, Pin COM2, Pin ENBL

Voltage

4.75

5.25

Current, Nominal Active

VGN = 0 V

100

VGN = 1.4 V

215

Current, Disabled

ENBL = LO

250

μA

1 Noise floor varies slightly with output power level. See Figure 9 through Figure 13.

2 See Figure 27 and Figure 29 for differential input and output impedances.

3 Minimum gain voltage varies with frequency. See Figure 3 through Figure 7.

ADL5330ACPZ-R2 数据表(PDF) 4 Page - Analog Devices

ADL5330ACPZ-R2 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

ADL5330ACPZ-R2 数据表(PDF) 4 Page - Analog Devices

ADL5330ACPZ-R2 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载