AT89C51AC3-RDTUM datasheet(79/143 Pages) ATMEL

79 / 143 page

AT89C51AC3

4383B–8051–01/05

Watchdog Timer

AT89C51AC3 contains a powerful programmable hardware Watchdog Timer (WDT)

that automatically resets the chip if it software fails to reset the WDT before the selected

time interval has elapsed. It permits large Time-Out ranking from 16ms to 2s @Fosc =

12MHz in X1 mode.

This WDT consists of a 14-bit counter plus a 7-bit programmable counter, a Watchdog

Timer reset register (WDTRST) and a Watchdog Timer programming (WDTPRG) regis-

ter. When exiting reset, the WDT is -by default- disable.

To enable the WDT, the user has to write the sequence 1EH and E1H into WDTRST

ment every machine cycle while the oscillator is running and there is no way to disable

the WDT except through reset (either hardware reset or WDT overflow reset). When

WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET

pulse duration is 96xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it

should be serviced in those sections of code that will periodically be executed within the

time required to prevent a WDT reset

Note:

When the Watchdog is enable it is impossible to change its period.

Figure 42. Watchdog Timer

÷ 6

÷ PS

CPU and Peripheral

Clock

Fwd

CLOCK

WDTPRG

RESET

Decoder

Control

WDTRST

Enable

14-bit COUNTER

7-bit COUNTER

Outputs

RESET

Fwd Clock

AT89C51AC3-RDTUM 数据表(PDF) 79 Page - ATMEL Corporation

AT89C51AC3-RDTUM 数据表(HTML) 79 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载