COM20020IP3V datasheet(65/82 Pages) SMSC

65 / 82 page

DISCONTINUED DATASHEET

FIGURE 14 - MULTIPLEXED BUS, 80XX-LIKE CONTROL SIGNALS; WRITE CYCLE

AD0-AD2,

VALID

VALID DATA

nCS

ALE

t2,

D3-D7

Note 2

t8**

nWR

t10

nRD

t13

t11

t12

Note 3

Parameter

min

max

units

t10

t11

t12

t13

4TARB

Address Setup to ALE Low

Address Hold from ALE Low

nCS Setup to ALE Low

nCS Hold from ALE Low

ALE Low to nDS Low

Valid Data Setup to nDS High

Data Hold from nDS High

ALE High Width

ALE Low Width

nWR Low Width

nWR High Width

nRD

to nWR Low

Cycle Time (nWR

to Next

)**

TARB is the Arbitration Clock Period

TARB is identical to Topr if SLOW ARB = 0

TARB is twice Topr if SLOW ARB = 1

Topr is the period of operation clock. It depends on CKUP1 and CKUP0 bits

The Microcontroller typically accesses the COM20020 on every other cycle.

Therefore, the cycle time specified in the microcontroller's datasheet

should be doubled when considering back-to-back COM20020 cycles.

Note 1:

Any cycle occurring after a write to Address Pointer Low Register requires a

minimum of 4TARB from the trailing edge of nWR to the leading edge of the

next nWR.

Note 2:

Write cycle for Address Pointer Low Register occurring after a write to Data

leading edge of the next nWR.

Note 3:

Write cycle for Address Pointer Low Register occurring after a read from Data

leading edge of nWR.

COM20020IP3V 数据表(PDF) 65 Page - SMSC Corporation

COM20020IP3V 数据表(HTML) 65 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载