数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCD5002 数据表(PDF) 39 Page - NXP Semiconductors

部件名 PCD5002
功能描述  Advanced POCSAG and APOC-1 Paging Decoder
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCD5002 数据表(HTML) 39 Page - NXP Semiconductors

Back Button PCD5002 Datasheet HTML 35Page - NXP Semiconductors PCD5002 Datasheet HTML 36Page - NXP Semiconductors PCD5002 Datasheet HTML 37Page - NXP Semiconductors PCD5002 Datasheet HTML 38Page - NXP Semiconductors PCD5002 Datasheet HTML 39Page - NXP Semiconductors PCD5002 Datasheet HTML 40Page - NXP Semiconductors PCD5002 Datasheet HTML 41Page - NXP Semiconductors PCD5002 Datasheet HTML 42Page - NXP Semiconductors PCD5002 Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 48 page
background image
1997 Jun 24
39
Philips Semiconductors
Product specification
Advanced POCSAG and APOC-1 Paging
Decoder
PCD5002
Notes
1. 32768 Hz reference signal; 32 pulses per 75 clock cycles, alternately separated by 1 or 2 pulse periods
(pulse duration: tRFP). The timing is shown in Fig.15.
2. 50 Hz reference signal: square wave.
3. Duration depends on programmed bit rate; after reset tZSU = 1.5 bits.
4. Nominal values; pause in 12th data bit (see Table 11).
POCSAG data timing (1200 bits/s)
fDI
data input rate
SPF byte 01H; D5 = 1; D4 = 0
1200
bits/s
tBIT
bit duration
833.3
−µs
tCW
codeword duration
26.7
ms
tPA
preamble duration
480
−−
ms
tBAT
batch duration
453.3
ms
POCSAG data timing (2400 bits/s)
fDI
data input rate
SPF byte 01H; D5 = 1; D4 = 1
2400
bits/s
tBIT
bit duration
416.6
−µs
tCW
codeword duration
13.3
ms
tPA
preamble duration
240
−−
ms
tBAT
batch duration
226.6
ms
APOC-1 batch timing
tSB
cycle duration
SPF byte 00H; bit D2 = 0
(5 batches)
2720
bits
SPF byte 00H; bit D2 = 0
(15 batches)
8160
bits
Synthesizer control
tZSU
synthesizer set-up duration
oscillator running; note 3
1
2
bits
fZSC
output clock frequency
note 4
38400
Hz
tZCL
clock pulse duration
13.02
−µs
tZSD
data bit duration
note 4
26.04
−µs
tZDS
data bit set-up time
13.02
−µs
tZDL1
data load enable delay
91.15
−µs
tZLE
load enable pulse duration
13.02
−µs
tZDL2
inter block delay
117.19
−µs
SYMBOLS
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com