PCF8574TS datasheet(14/24 Pages) PHILIPS

14 / 24 page

1997 Apr 02

Philips Semiconductors

Product speciﬁcation

Remote 8-bit I/O expander for I2C-bus

PCF8574

Note

1. The Power-on reset circuit resets the I2C-bus logic with VDD <VPOR and sets all I/Os to logic 1 (with current source

to VDD).

I/Os

VIL

LOW level input voltage

−0.5

−

+0.3VDD

VIH

HIGH level input voltage

0.7VDD

−

VDD + 0.5

IIHL(max)

maximum allowed input

current through protection

diode

VI ≥ VDD or VI ≤ VSS

−−

±400

µA

IOL

LOW level output current

VOL =1V; VDD =5V

−

IOH

HIGH level output current

VOH =VSS

−

300

µA

IOHt

transient pull-up current

HIGH during acknowledge

(see Fig.14); VOH =VSS;

VDD = 2.5 V

−−1

−

input capacitance

−−

output capacitance

−−

Port timing; CL ≤ 100 pF (see Figs 10 and 11)

tpv

output data valid

−−

µs

tsu

input data set-up time

−−

µs

input data hold time

−−

µs

Interrupt INT (see Fig.13)

IOL

LOW level output current

VOL = 0.4 V

1.6

−−

leakage current

VI =VDD or VSS

−1

−

µA

TIMING;CL ≤ 100 PF

tiv

input data valid time

−−

µs

tir

reset delay time

−−

µs

Select inputs A0 to A2

VIL

LOW level input voltage

−0.5

−

+0.3VDD

VIH

HIGH level input voltage

0.7VDD

−

VDD + 0.5

ILI

input leakage current

pin at VDD or VSS

−250

−

+250

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

PCF8574TS 数据表(PDF) 14 Page - NXP Semiconductors

PCF8574TS 数据表(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载