ADC3683 datasheet(24/70 Pages) TI1

24 / 70 page

7.3.4 Digital Down Converter

The ADC3683-SP includes an optional on-chip digital down conversion (DDC) decimation filter that can be

enabled via SPI register settings. Supporting complex decimation by 2, 4, 8, 16 and 32 using a digital mixer and

a 32-bit numerically controlled oscillator (NCO) as shown in Figure 7-17.

Supporting a mode with real decimation where the complex mixer is bypassed (NCO is set to 0 for lowest power

consumption) and the digital filter acts as a low pass filter.

Internally, the decimation filter calculations are performed with a 20-bit resolution to avoid any SNR degradation

due to quantization noise limitation. The Output Formatter truncates to the selected resolution prior to outputting

the data on the digital interface.

ADC

Filter

SYNC

NCO

32bit

Digital

Interface

Figure 7-17. Internal Digital Decimation Filter

7.3.4.1 DDC MUX

The ADC3683-SP contains a MUX in front of the digital decimation filter which allows ADC ChA to be connected

to DDC ChB. This feature is enabled and controlled using the SPI interface. Subsequently the output interface

corresponds to the DDC channel A and B.

ADC

Digital Downconverter

NCO

ADC

NCO

DDC MUX

Figure 7-18. DDC MUX

ADC3683-SP

SBASAB5 – MARCH 2024

www.ti.com

Submit Document Feedback

Product Folder Links: ADC3683-SP

ADC3683 数据表(PDF) 24 Page - Texas Instruments