ADC3683 datasheet(34/70 Pages) TI1

34 / 70 page

7.3.5.2 Output Scrambler

The device includes an optional output scrambler feature. Scrambling is performed on each serial output lane

independently. When enabled, the serial output bit stream is scrambled where each output bit is XOR-ed with

2 previous bits (k-14 and k-15) as shown in Figure 7-38. For descrambling, note that the output bit mapper is

located after the scrambler.

On the external receiver, the incoming serial data stream can be descrambled by XOR-ing each incoming bit

with 2 previous bits (k-14 and k-15).

Lane 0

Lane 1

Digital

Scrambler

Bit Mapper

Figure 7-37. Output scrambling per lane

Scrambling is enabled by disabling digital bypass (register 0x24, D2) and enabling scrambling (register 0x22,

D6).

XOR

Serial bit stream

x[k]

-1

y[k-1]

-1

y[k-2]

-1

...

y[k-15]

-1

y[k-14]

-1

Serial output bit stream

y[k]

XOR

-1

y[k-1]

-1

y[k-2]

-1

...

-1

y[k-14]

-1

y[k-15]

Serial bit stream

x[k]

Scrambler

De-Scrambler

Figure 7-38. Output scrambler and descrambler operation

ADC3683-SP

SBASAB5 – MARCH 2024

www.ti.com

Submit Document Feedback

Product Folder Links: ADC3683-SP

ADC3683 数据表(PDF) 34 Page - Texas Instruments

ADC3683 数据表(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载