AS7261N datasheet(22/43 Pages) OSRAM

22 / 43 page

ams Datasheet

Page 21

[v1-02] 2017-Feb-27

Document Feedback

AS7261N − Detailed Descriptions

Figure 20:

Power Mode Register

Figure 21:

Interrupt Pin Configuration Register

Figure 22:

Interrupt and Polling Clear Register

Figure 23:

Interrupt and Polling Enable Register

Addr: 0x04/0x84

PWR_MODE

Bit

Bit Name

Default

Access

Bit Description

7:2

RESV

R/W

Reserved, set to 000000 if writing the register

R/W

1= Normal Operation Power Mode

0= Low Power Mode

RSVD

R/W

Reserved, set to 0 if writing the register

Addr: 0x22

INTR_PIN_Config

Bit

Bit Name

Default

Access

Bit Description

7:0

INTR_PIN_Config

0x00

R/W

0x00 = INT pin disabled

0xCA = INT pin enabled

Addr: 0xF8

INTR_POLL_CLR

Bit

Bit Name

Default

Access

Bit Description

7:3

RESV

00000

R/W

Reserved, set to 00000 if writing the register

CLR

R/W

Set to 1 to clear any asserted interrupt pin INT (the

interrupt channel ready must be enabled). If the interrupt

channel ready is enabled this bit will read a 1.

1:0

RSVD

R/W

Reserved, set to 00 if writing the register

Addr: 0xF9

INT_POLL_EN

Bit

Bit Name

Default

Access

Bit Description

7:3

RESV

R/W

Reserved, set to 00000 if writing the register

2:1

R/W

Set to 1 to enable the channel data ready for polling or

interrupt.

RSVD

R/W

Reserved, set to 0 if writing the register

AS7261N 数据表(PDF) 22 Page - OSRAM GmbH

AS7261N 数据表(HTML) 22 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载

链接网址

AS7261N 数据表(PDF) 22 Page - OSRAM GmbH

AS7261N 数据表(HTML) 22 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表 下载

链接网址

数据表下载