AD8146ACPZ-R2 datasheet(4/24 Pages) AD

4 / 24 page

AD8146/AD8147/AD8148

Rev. 0 | Page 4 of 24

Parameter

Conditions

Min

Typ

Max

Unit

HSYNC AND VSYNC INPUTS

(AD8147/AD8148 ONLY)

Input Low Voltage

1.5 to 1.7

Input High Voltage

1.5 to 1.7

SYNC LEVEL INPUT

(AD8147/AD8148 ONLY)

Setting to 0.5 V Pulse Levels

0.5

Gain to Red Common-Mode Output

ΔVO, cm/ΔVSYNC LEVEL (AD8147/AD8148)

0.93/0.965

1.08/1.04

V/V

Gain to Green Common-Mode Output

ΔVO, cm/ΔVSYNC LEVEL (AD8147/AD8148)

1.91/1.935

2.11/2.05

V/V

Gain to Blue Common-Mode Output

ΔVO, cm/ΔVSYNC LEVEL (AD8147/AD8148)

−1.08/−1.035

−0.93/−0.965

V/V

POWER SUPPLY

Operating Range

+4.5

±5.5

Quiescent Current, Positive Supply

AD8146

AD8147/AD8148

61.5/62.5

Disabled, AD8146/AD8147 and AD8148

6/21.5

Quiescent Current, Negative Supply

AD8146

−57

AD8147/AD8148

−60.5/−62

Disabled

−37

PSRR

ΔVOUT, dm/ΔVS; ΔVS = ±1 V

(AD8146/AD8147/AD8148)

−66/−52/−55

OUTPUT PULL-DOWN

OPD Input Low Voltage

1.1

OPD Input High Voltage

2.1

OPD Input Bias Current

520

μA

OPD Assert Time

μs

OPD Deassert Time

Output Voltage When OPD Asserted

Each output, OPD input @ VS+

−4.2

−3.8

AD8146ACPZ-R2 数据表(PDF) 4 Page - Analog Devices

AD8146ACPZ-R2 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

AD8146ACPZ-R2 数据表(PDF) 4 Page - Analog Devices

AD8146ACPZ-R2 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载