| 数据搜索系统,热门电子元器件搜索 |
|
MPC8541ECVTAPF 数据表(PDF) 64 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8541ECVTAPF 数据表(HTML) 64 Page - Freescale Semiconductor, Inc |
|
64 / 84 page ![]() MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4 64 Freescale Semiconductor Clocking 15.2 Platform/System PLL Ratio The platform clock is the clock that drives the L2 cache, the DDR SDRAM data rate, and the e500 core complex bus (CCB), and is also called the CCB clock. The values are determined by the binary value on LA[28:31] at power up, as shown in Table 46. There is no default for this PLL ratio; these signals must be pulled to the desired values. For specifications on the PCI_CLK, refer to the PCI 2.2 Specification. Table 46. CCB Clock Ratio Binary Value of LA[28:31] Signals Ratio Description 0000 16:1 ratio CCB clock: SYSCLK (PCI bus) 0001 Reserved 0010 2:1 ratio CCB clock: SYSCLK (PCI bus) 0011 3:1 ratio CCB clock: SYSCLK (PCI bus) 0100 4:1 ratio CCB clock: SYSCLK (PCI bus) 0101 5:1 ratio CCB clock: SYSCLK (PCI bus) 0110 6:1 ratio CCB clock: SYSCLK (PCI bus) 0111 Reserved 1000 8:1 ratio CCB clock: SYSCLK (PCI bus) 1001 9:1 ratio CCB clock: SYSCLK (PCI bus) 1010 10:1 ratio CCB clock: SYSCLK (PCI bus) 1011 Reserved 1100 12:1 ratio CCB clock: SYSCLK (PCI bus) 1101 Reserved 1110 Reserved 1111 Reserved |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |