数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8555VTALF 数据表(PDF) 46 Page - Freescale Semiconductor, Inc

部件名 MPC8555VTALF
功能描述  PowerQUICC??III Integrated Communications Processor Hardware Specifications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8555VTALF 数据表(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button MPC8555VTALF Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC8555VTALF Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 88 page
background image
MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4
46
Freescale Semiconductor
CPM
Figure 26 shows the SCC/SMC/SPI 1,2external clock.
Figure 26. SCC/SMC/SPI AC Timing External Clock Diagram
Figure 27 shows the SCC/SMC/SPI 1,2 internal clock.
Figure 27. SCC/SMC/SPI AC Timing Internal Clock Diagram
Figure 28 shows TDM input and output signals.
Figure 28. TDM Signal AC Timing Diagram
1 SPI AC timings are internal mode when it is master since SPICLK is an
output, and external mode when it is slave.
2 SPI AC timings refer always to SPICLK.
Serial CLKIN
tNEIXKH
tNEIVKH
tNEKHOX
Input Signals:
(See Note)
Output Signals:
(See Note)
Note:
SCC/SMC/SPI
SCC/SMC/SPI
The clock edge is selectable on SCC and SPI.
BRG_OUT
tNIIXKH
tNIKHOX
Input Signals:
(See Note)
Output Signals:
(See Note)
Note:
tNIIVKH
SCC/SMC/SPI
SCC/SMC/SPI
The clock edge is selectable on SCC and SPI.
Serial CLKIN
tTDKHOX
TDM Input Signals
There are 4 possible TDM timing conditions:
tTDIVKH
tTDIXKH
TDM Output Signals
Note:
1.
2.
3.
4.
Input sampled on the rising edge and output driven on the rising edge (shown).
Input sampled on the rising edge and output driven on the falling edge.
Input sampled on the falling edge and output driven on the falling edge.
Input sampled on the falling edge and output driven on the rising edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com