MP8042DF datasheet(3/9 Pages) MPS

3 / 9 page

MP8042 – HIGH CURRENT, DUAL CHANNEL POWER HALF-BRIDGE

INITIAL RELEASE – SPECIFICATIONS SUBJECT TO CHANGE

MP8042 Rev. 0.9

www.MonolithicPower.com

5/23/2006

MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.

ELECTRICAL CHARACTERISTICS (continued)

VDD1 = VDD2 = 12V,

SHDN

= 5V, TA = +25°C, unless otherwise specified.

Parameters

Symbol Condition

Min

Typ

Max

Units

OUT Switching Frequency

VPWM = 0 to 2V, 50% Duty Cycle

0.6

MHz

OUT Maximum Duty Cycle

(5)

VDD = 7.5V, VPWM = 2V,

CBST = 100nF, fSW = 3.3KHz

99.5

OUT Rise/Fall Time

(4)

VPWM = 0V to 5V

PWM Pulse Width

VPWM = 0V to 2V, High or Low

Pulse

200

Dead Time

(4)

IOUT= ±100mA

PWM to OUT Delay Time Rising

VPWM = 0V to 5V

PWM to OUT Delay Time Falling

VPWM = 5 to 0V

Thermal Shutdown Temperature

(4)

TJ Rising, Hysteresis = 20°C

150

°C

Notes:

4) Guaranteed by design, not production tested.

5) OUT drives low for 1.5µs every 300µs to charge the BST to SW capacitor.

MP8042DF 数据表(PDF) 3 Page - Monolithic Power Systems

MP8042DF 数据表(HTML) 3 Page - Monolithic Power Systems

Html Pages

1 2 3 4 5 6 7 8 9

数据表下载