ADIN1300BCPZ-R7 datasheet(25/96 Pages) AD

25 / 96 page

Data Sheet

ADIN1300

THEORY OF OPERATION

analog.com

Rev. B | 25 of 96

►

The selected PHY output clock (if enabled) is available on the

GP_CLK pin during this reset.

PHY Core Software Reset

The PHY core registers can be reset by setting the SFT_RST bit

in the MII_CONTROL register, Address 0x0000 to 1. This bit is self

clearing. Setting this bit resets the PHY core registers, the MAC

interface block, and the PHY core. The hardware configuration

pins are not reread, and previously latched values of the hardware

configuration pins are used to set the default values of the pin

dependent registers in the PHY core registers. The subsystem

registers are not reset to default values. This is a useful way to

reset the PHY core registers to a known configuration defined by

software without resetting the rest of the ADIN1300 circuitry.

The following events occur after a PHY core software reset:

►

The crystal oscillator circuit is not disabled during this type of

reset.

►

The hardware configuration pins are not reread. The pin depend-

ent registers in PHY core registers are reset to the default

values defined by the previously latched values of the hardware

configuration pins. The subsystem registers are not reset to their

default values.

►

The MAC interface block is not reset.

►

The PHY core is reset.

►

If a 125 MHz clock is selected as the PHY output clock, the

GP_CLK pin, the PHY core CMU is not reset. Otherwise, the

CMU is reset.

►

The reference clock (if enabled) is available on the CLK25_REF

pin during this reset.

►

The selected PHY output clock (if enabled) is available on the

GP_CLK pin during this reset.

Table 20. ADIN1300 Reset Options Summary

Reset Type

Hardware Pin

Configuration Values

Latched Following

Reset

Subsystem

Registers

Reset

PHY Core

Registers

Reset

MAC

Interface

Block Reset

XTAL Oscillator

Disabled

During Reset

CLK25_REF (if

Enabled)

Available During

Reset

GP_CLK Output

(if Enabled)

Available

During Reset

Hardware Reset

Yes

Subsystem Software Reset

with Pin Configuration

Yes

Subsystem Software Reset No

Yes

PHY Core Software Reset

Yes

ADIN1300BCPZ-R7 数据表(PDF) 25 Page - Analog Devices

ADIN1300BCPZ-R7 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载

链接网址

ADIN1300BCPZ-R7 数据表(PDF) 25 Page - Analog Devices

ADIN1300BCPZ-R7 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表 下载

链接网址

数据表下载