数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4841PS 数据表(PDF) 18 Page - NXP Semiconductors

部件名 TDA4841PS
功能描述  I2C-bus autosync deflection controller for PC monitors
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

TDA4841PS 数据表(HTML) 18 Page - NXP Semiconductors

Back Button TDA4841PS Datasheet HTML 14Page - NXP Semiconductors TDA4841PS Datasheet HTML 15Page - NXP Semiconductors TDA4841PS Datasheet HTML 16Page - NXP Semiconductors TDA4841PS Datasheet HTML 17Page - NXP Semiconductors TDA4841PS Datasheet HTML 18Page - NXP Semiconductors TDA4841PS Datasheet HTML 19Page - NXP Semiconductors TDA4841PS Datasheet HTML 20Page - NXP Semiconductors TDA4841PS Datasheet HTML 21Page - NXP Semiconductors TDA4841PS Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 60 page
background image
1999 Oct 25
18
Philips Semiconductors
Product specification
I2C-bus autosync deflection controller for
PC monitors
TDA4841PS
Phase adjustments and corrections via PLL1 and PLL2
HPOS
horizontal position (referenced
to horizontal period)
register HPOS = 0
−−13
%
register HPOS = 127
0
%
register HPOS = 255
13
%
HPINBAL
horizontal pin unbalance
correction via HPLL2
(referenced to horizontal
period)
register HPINBAL = 0;
note 6
−−1.2
%
register HPINBAL = 63;
note 6
1.2
%
register HPINBAL = 32;
note 6
0.02
%
HPARAL
horizontal parallelogram
correction (referenced to
horizontal period)
register HPARAL = 0;
note 6
−−1.2
%
register HPARAL = 63;
note 6
1.2
%
register HPARAL = 32;
note 6
0.02
%
HMOIRE
relative modulation of
horizontal position by
1
2 horizontal frequency;
phase alternates with
1
2 vertical frequency
register HMOIRE = 0;
control bit MOD = 0
0
%
register HMOIRE = 63;
control bit MOD = 0
0.02
%
moire cancellation off
control bit MOD = 1
0
%
PLL2 phase detector: pins HFLB and HPLL2
φPLL2
PLL2 control (advance of
horizontal drive with respect to
middle of horizontal flyback)
maximum advance;
register HPINBAL = 32;
register HPARAL = 32
36
−−
%
minimum advance; register
HPINBAL = 32; register
HPARAL = 32
7
%
Ictrl(PLL2)
PLL2 control current
75
−µA
Φ
PLL2
relative sensitivity of PLL2
phase shift related to horizontal
period
28
mV/%
VPROT(HPLL2)(max)
maximum voltage for PLL2
protection mode/soft start
4.6
V
Ich(PLL2)
charge current for external
capacitor during soft start
VHPLL2 < 3.7 V
1
−µA
Idch(PLL2)
discharge current for external
capacitor during soft down
VHPLL2 < 3.7 V
−−1
−µA
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com