数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA8002AT/3 数据表(PDF) 8 Page - NXP Semiconductors

部件名 TDA8002AT/3
功能描述  IC card interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

TDA8002AT/3 数据表(HTML) 8 Page - NXP Semiconductors

Back Button TDA8002AT/3 Datasheet HTML 4Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 5Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 6Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 7Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 8Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 9Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 10Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 11Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
1997 Nov 04
8
Philips Semiconductors
Product specification
IC card interface
TDA8002
Table 1
Clock circuitry definition
Notes
1. X = don’t care.
2. In low-power mode.
3. fint = 32 kHz in low-power mode.
MODE
CLKSEL
CLKDIV1
CLKDIV2
FREQUENCY
OF CLK
FREQUENCY
OF CLKOUT
HIGH
LOW
HIGH
LOW
1
2fint
1
2fint
HIGH
LOW
LOW
LOW
1
4fxtal
fxtal
HIGH
LOW
LOW
HIGH
1
2fxtal
fxtal
HIGH
LOW
HIGH
HIGH
STOP LOW
fxtal
HIGH
HIGH
X(1)
X(1)
STROBE
fxtal
LOW(2)
X(1)
X(1)
X(1)
STOP LOW
1
2fint(3)
I/O circuitry
The three I/O transceivers are identical. The state is HIGH
for all I/O pins (i.e. I/O, I/OUC, AUX1, AUX1UC, AUX2 and
AUX2UC). Pin I/O is referenced to VCC and pin I/OUC to
VDD, thus ensuring proper operation in case VCC ≠ VDD.
The first side on which a falling edge is detected becomes
a master (input). An anti-latch circuitry first disables the
detection of the falling edge on the other side, which
becomes slave (output).
After a delay time td (about 50 ns), the logic 0 present on
the master side is transferred on the slave side.
When the input is back to HIGH level, a current booster is
turned on during the delay td on the output side and then
both sides are back to their idle state, ready to detect the
next logic 0 on any side.
In case of a conflict, both lines may remain LOW until the
software enables the lines to be HIGH. The anti-latch
circuitry ensures that the lines do not remain LOW if both
sides return HIGH, regardless of the prior conditions.
The maximum frequency on the lines is approximately
1 MHz.
Fig.6 Master and slave signals.
handbook, full pagewidth
td
MGD703
td
td
I/O
I/OUC
conflict
idle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com