数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA8002AT/3 数据表(PDF) 18 Page - NXP Semiconductors

部件名 TDA8002AT/3
功能描述  IC card interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

TDA8002AT/3 数据表(HTML) 18 Page - NXP Semiconductors

Back Button TDA8002AT/3 Datasheet HTML 14Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 15Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 16Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 17Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 18Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 19Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 20Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 21Page - NXP Semiconductors TDA8002AT/3 Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 28 page
background image
1997 Nov 04
18
Philips Semiconductors
Product specification
IC card interface
TDA8002
Notes
1. It may be necessary to put capacitors from XTAL1 and XTAL2 to ground depending on the choice of crystal or
resonator.
2. When the oscillator is stopped in mode 1, XTAL1 is set to HIGH.
3. The transition time and duty cycle definitions are shown in Fig.13;
4. PRES and CMDVCC are active LOW; RSTIN and PRES are active HIGH.
5. CLKOUT transition time and duty cycle do not need to be tested.
Strobe input (STROBE)
fSTROBE
frequency on STROBE
0
20
MHz
VIL
LOW-level input voltage
0
0.3VDD
V
VIH
HIGH-level input voltage
0.7VDD
VDD
V
Logic inputs (CLKSEL, CLKDIV1, CLKDIV2, MODE, CMDVCC and RSTIN); note 4
VIL
LOW-level input voltage
0
0.8
V
VIH
HIGH-level input voltage
1.8
VDD
V
Logic inputs (PRES, PRES); note 4
VIL
LOW-level input voltage
0
0.3VDD
V
VIH
HIGH-level input voltage
0.7VDD
VDD
V
IIL(PRES)
LOW-level input current on
pin PRES
VOL =0V
−−−10
µA
IIH(PRES)
HIGH-level input current on
pin PRES
−−
10
µA
Protections
Tsd
shut-down local temperature
135
−°C
ICC(sd)
shut-down current at VCC
−−
90
mA
Timing
tact
activation sequence duration
see Fig.9; guaranteed by
design
180
220
µs
tde
deactivation sequence duration
see Fig.11; guaranteed by
design
50
70
90
µs
t3
start of the window for sending
CLK to the card
see Figs 8 and 9
−−
130
µs
t5
end of the window for sending
CLK to the card
see Fig.8
150
−−µs
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
δ
t
1
t
1
t
2
+
---------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com