| 数据搜索系统,热门电子元器件搜索 |
|
TDA8714M/7 数据表(PDF) 8 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
TDA8714M/7 数据表(HTML) 8 Page - NXP Semiconductors |
|
8 / 24 page ![]() 1997 Oct 29 8 Philips Semiconductors Product specification 8-bit high-speed analog-to-digital converter TDA8714 EFFECTIVE BITS (note 6; see Figs 7 and 13) EB effective bits TDA8714/4 fclk = 40 MHz fi = 4.43 MHz − 7.75 − bits fi = 7.5 MHz − 7.6 − bits effective bits TDA8714/6 fclk = 60 MHz fi = 4.43 MHz − 7.7 − bits fi = 7.5 MHz − 7.55 − bits fi = 10 MHz − 7.4 − bits effective bits TDA8714/7 fclk = 80 MHz fi = 4.43 MHz − 7.7 − bits fi = 7.5 MHz − 7.5 − bits fi = 10 MHz − 7.2 − bits fi = 15 MHz − 6.3 − bits TWO-TONE (note 7) TTIR two-tone intermodulation rejection fclk = 40 MHz −−56 − dB BIT ERROR RATE BER bit error rate fclk = 40 MHz; fi = 4.43 MHz; VI = ±16 LSB at code 128 − 10−11 − times/ samples DIFFERENTIAL GAIN (note 8) Gdiff differential gain fclk = 40 MHz; fi = 4.43 MHz − 0.6 − % DIFFERENTIAL PHASE (note 8) ϕ diff differential phase fclk = 40 MHz; fi = 4.43 MHz − 0.8 − deg Timing (note 9; see Figs 3 and 5; fclk = 80 MHz) tds sampling delay time −− 2ns th output hold time 5 −− ns td output delay time − 10 11 ns 3-state output delay times (see Fig.4) tdZH enable HIGH − 40 44 ns tdZL enable LOW − 12 16 ns tdHZ disable HIGH − 50 54 ns tdLZ disable LOW − 10 14 ns SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |