| 数据搜索系统,热门电子元器件搜索 |
|
ADA4945-1ACPZ-R2 数据表(PDF) 47 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADA4945-1ACPZ-R2 数据表(HTML) 47 Page - Analog Devices |
|
47 / 57 page ![]() Data Sheet ADA4945-1 analog.com Rev. A 47 of 57 Note that the output noise from VOCM goes to zero in this case. The total differential output noise density, vnOD, is the root-sum square of the individual output noise terms vnOD = √∑ v2nOi 8 i=1 Table 13.Output Noise Voltage Density Calculations Input Noise Contribution Input Noise Term Input Noise Voltage Density Output Multiplication Factor Output-Referred Noise Voltage Density Term Differential Input vnIN vnIN GN vnO1 = GN (vnIN) Inverting Input inIN− inIN− × (RG2||RF2) GN vnO2 = GN [inIN− × (RG2||RF2)] Noninverting Input inIN+ inIN+ × (RG1||RF1) GN vnO3 = GN [inIN+ × (RG1||RF1)] VOCM Input vnCM vnCM GN (β1 − β2) vnO4 = GN (β1 − β2)(vnCM) Gain Resistor, RG1 vnRG1 (4kTRG1)1/2 GN (1 − β2) vnO5 = GN (1 − β2)(4kTRG1)1/2 Gain Resistor, RG2 vnRG2 (4kTRG2)1/2 GN (1 − β1) vnO6 = GN (1 − β1)(4kTRG2)1/2 Feedback Resistor, RF1 vnRF1 (4kTRF1)1/2 1 vnO7 = (4kTRF1)1/2 Feedback Resistor, RF2 vnRF2 (4kTRF2)1/2 1 vnO8 = (4kTRF2)1/2 Impact of Mismatches in the Feedback Networks Even if the external feedback networks (RF/RG) are mismatched, the internal common-mode feedback loop still forces the outputs to remain balanced. The amplitudes of the signals at each output remain equal and 180° out of phase. The input-to-output, differential mode gain varies proportionately to the feedback mismatch, but the output balance is unaffected. As well as causing a noise contribution from VOCM, ratio matching errors in the external resistors result in a degradation of the ability of the circuit to reject input common-mode signals, similar to a four resistors difference amplifier made from a conventional op amp. In addition, if the dc levels of the input and output common mode voltages are different, matching errors result in a small differential mode, output offset voltage. When G = 1, with a ground referenced input signal and the output common-mode level set to 2.5 V, an output offset of as much as 25 mV (1% of the difference in common-mode levels) can result if 1% tolerance resistors are used. Resistors of 1% tolerance result in a worst case input CMRR of about 40 dB, a worst case differential mode output offset of 25 mV due to the 2.5 V level shift, and no significant degradation in output balance error. Calculating the Input Impedance of an Application Circuit The effective input impedance depends on whether the signal source is single-ended or differential. For a balanced differential input signal, as shown in Figure 103, the input impedance (RIN, dm) between the inputs (+DIN and −DIN) is RIN,dm = 2 × RG. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |