数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADA4530-1ARZ-R7 数据表(PDF) 42 Page - Analog Devices

部件名 ADA4530-1ARZ-R7
功能描述  Femtoampere Input Bias Current Electrometer Amplifier
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADA4530-1ARZ-R7 数据表(HTML) 42 Page - Analog Devices

Back Button ADA4530-1ARZ-R7 Datasheet HTML 38Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 39Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 40Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 41Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 42Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 43Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 44Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 45Page - Analog Devices ADA4530-1ARZ-R7 Datasheet HTML 46Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 52 page
background image
Data Sheet
ADA4530-1
LAYOUT GUIDELINES
analog.com
Rev. C | 42 of 52
PHYSICAL IMPLEMENTATION OF GUARDING
TECHNIQUES
In the Guarding section, guarding is introduced as a technique
fundamental to high impedance work. The goal of guarding is to
completely surround the insulation of the high impedance node with
another conductor that is driven to the guard voltage. This ideal
is impossible to achieve in practice; however, there are several
practical structures that provide good performance.
GUARD RING
A guard ring is a structure typically used to implement the guarding
technique on the surface of the PCB. A simplified layout of the
buffer circuit implements the guard ring around the high impedance
(A) trace (see Figure 121). The output of the voltage sensor is wired
directly to the A and B pads in Figure 121. The guard ring is a
filled copper shape that completely surrounds the high impedance
(A) trace from the sensor connection to the noninverting input (Pin
1). The guard ring is driven directly from the ADA4530-1 guard
buffer (Pin 2) through a thermal relief shape connection. It is not
necessary to connect the other guard buffer output (Pin 7).
The solder mask is removed from the high impedance trace and the
guard trace to ensure that the guard makes electrical contact with
any surface leakage paths. For the same reason, avoid printing any
silkscreen in this section.
Figure 121. Buffer Circuit Layout
There is not a large amount of exposed insulation between the A
trace and the guard ring. It is often counterproductive to increase
this spacing to try to increase the insulation resistance because
the exposed insulator tends to accumulate surface charges gener-
ated from piezoelectric or triboelectric effects. These charges are
eventually swept across the insulator toward the high impedance
conductor.
The magnitude of this error current is dependent on the area of the
exposed high impedance insulation. A gap of 15 mil between the A
trace and the guard ring is sufficient.
Another simplified layout demonstrates the implementation of a
guard ring in the TIA circuit (see Figure 122). The guard ring is
implemented in the same manner as the buffer circuit. The primary
difference is that the left half of the feedback resistor (RF) and
feedback capacitor (CF) are connected to the high impedance
node. The guard ring shape is extended around these passive
components to ensure that the entire high impedance node is
surrounded by guard. The guard ring is directly driven from the
ADA4530-1 guard buffer (Pin 7).
Figure 122. TIA Circuit Layout
The guard voltage in the TIA circuit is nominally equal to the B
voltage, which makes it possible to drive the guard ring directly from
the B voltage without using the ADA4530-1 guard buffer. When
implementing the guard ring this way, do not make any connection
to the guard buffer outputs (Pin 2 and Pin 7).
GUARD PLANE
A guard plane is a structure used to implement the guarding
technique through the bulk of the PCB. The structure of the guard
plane is shown in a cross section of the PCB (see Figure 123). The
guard plane is a filled copper shape that is placed directly below the
high impedance (A) trace. This plane is connected to the guard ring
on the surface layer with vias.
If the circuit board is constructed using high performance PCB
laminates such as Rogers 4350B, a hybrid stackup is required for
mechanical strength. The outside layers are ceramic, whereas the
core layers are conventional glass epoxy laminate. It is important to
place the guard shield on the boundary of the ceramic and glass
epoxy materials to protect the high impedance node from the poor
dielectric relaxation characteristics of the glass epoxy materials.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com