数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ENC28J60T-C/ML 数据表(PDF) 66 Page - Microchip Technology

部件名 ENC28J60T-C/ML
功能描述  Stand-Alone Ethernet Controller with SPI Interface
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

ENC28J60T-C/ML 数据表(HTML) 66 Page - Microchip Technology

Back Button ENC28J60T-C/ML Datasheet HTML 62Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 63Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 64Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 65Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 66Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 67Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 68Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 69Page - Microchip Technology ENC28J60T-C/ML Datasheet HTML 70Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 96 page
background image
ENC28J60
DS39662B-page 64
Preliminary
© 2006 Microchip Technology Inc.
12.1
INT Interrupt Enable (INTIE)
The INT Interrupt Enable bit (INTIE) is a global enable
bit which allows the following interrupts to drive the INT
pin:
• Receive Error Interrupt (RXERIF)
• Transmit Error Interrupt (TXERIF)
• Transmit Interrupt (TXIF)
• Link Change Interrupt (LINKIF)
• DMA Interrupt (DMAIF)
• Receive Packet Pending Interrupt (PKTIF)
When any of the above interrupts are enabled and
generated, the virtual bit, INT in the ESTAT register
(Register 12-1), will be set to ‘1’. If EIE.INTIE is ‘1’, the
INT pin will be driven low.
12.1.1
INT INTERRUPT REGISTERS
The registers associated with the INT interrupts are
shown in Register 12-2, Register 12-3, Register 12-4
and Register 12-5.
REGISTER 12-1:
ESTAT: ETHERNET STATUS REGISTER
R-0
R/C-0
R-0
R/C-0
U-0
R-0
R/C-0
R/W-0
INT
BUFER
r
LATECOL
RXBUSY
TXABRT
CLKRDY
bit 7
bit 0
Legend:
R = Readable bit
C = Clearable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
INT: INT Interrupt Flag bit
1
= INT interrupt is pending
0
= No INT interrupt is pending
bit 6
BUFER: Ethernet Buffer Error Status bit
1
= An Ethernet read or write has generated a buffer error (overrun or underrun)
0
= No buffer error has occurred
bit 5
Reserved: Read as ‘0’
bit 4
LATECOL: Late Collision Error bit
1
= A collision occurred after 64 bytes had been transmitted
0
= No collisions after 64 bytes have occurred
bit 3
Unimplemented: Read as ‘0’
bit 2
RXBUSY: Receive Busy bit
1
= Receive logic is receiving a data packet
0
= Receive logic is Idle
bit 1
TXABRT: Transmit Abort Error bit
1
= The transmit request was aborted
0
= No transmit abort error
bit 0
CLKRDY: Clock Ready bit
1
= OST has expired; PHY is ready
0
= OST is still counting; PHY is not ready



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com