| 数据搜索系统,热门电子元器件搜索 |
|
T48C862-R8 数据表(PDF) 75 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T48C862-R8 数据表(HTML) 75 Page - ATMEL Corporation |
|
75 / 107 page ![]() 75 T48C862-R8 4590B–4BMCU–02/03 Figure 71. SSI Output Masking Function Serial Interface Registers Serial Interface Control Register 1 (SIC1) Auxiliary register address: "9"hex Note: This bit has to be set to "1" during the MCL mode and the Timer 3 mode 10 or 11 • In Transmit mode (SDD = 1) shifting starts only if the transmit buffer has been loaded (SRDY = 1). • Setting SIR-bit loads the contents of the shift register into the receive buffer (synchronous 8-bit mode only). • In MCL modes, writing a 0 to SIR generates a start condition and writing a 1 generates a stop condition. 8-bit shift register MSB LSB Shift_CL SO Control SI Timer 2 Output SSI-control SO Compare 2/1 4-bit counter 2/1 CL2/1 SCL CM1 OMSK SC TOG2 POUT T1OUT SYSCL /2 Bit 3Bit 2Bit 1Bit 0 SIR SCD SCS1 SCS0 Reset value: 1111b SIR Serial Interface Reset SIR = 1, SSI inactive SIR = 0, SSI active SCD Serial Clock Direction SCD = 1, SC line used as output SCD = 0, SC line used as input SCS1 Serial Clock source Select bit 1 SCS1 SCS0 Internal Clock for SSI SCS0 Serial Clock source Select bit 0 1 1 SYSCL/2 1 0 T1OUT/2 Note: with SCD = 0 the bits SCS1 0 1 POUT/2 and SCS0 are insignificant 0 0 TOG2/2 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |