TDA4AEN...Q1 datasheet(132/236 Pages) TI

132 / 236 page

6.9.5.6 DDRSS

For more details about features and additional description information on the device LPDDR4 Memory Interface,

see the corresponding subsections within Signal Descriptions and Detailed Description sections.

Table 6-43 and Figure 6-35 present switching characteristics for DDRSS.

Table 6-43. DDRSS Switching Characteristics

see Figure 1-1

NO.

PARAMETER

DDR TYPE

CORE VOLTAGE

MIN

MAX UNIT

tc(DDR_CKP/

DDR_CKN)

Cycle time, DDR_CKP and DDR_CKN

LPDDR

0.75-V Operation

0.536(1)

0.85-V Operation

.500(1)

(1)

Maximum DDR Frequency will be limited based on the specific memory type (vendor) used in a system and by PCB implementation.

TI strongly recommends all designs to follow the TI LPDDR4 EVM PCB layout exactly in every detail (routing, spacing, vias/backdrill,

PCB material, etc.) in order to achieve the full specified clock frequency. Refer to the Jacinto 7 LPDDR4 Board Design and Layout

Guidelines for details.

DDR0_CKP

DDR0_CKN

Figure 6-35. DDRSS Switching Characteristics

For more information, see DDR Subsystem (DDRSS) section in Memory Controllers chapter in the device TRM.

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

www.ti.com

132

Submit Document Feedback

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4AEN...Q1 数据表(PDF) 132 Page - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 132 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载