TDA4AEN...Q1 datasheet(133/236 Pages) TI

133 / 236 page

6.9.5.7 DSS

Table 6-44, Table 6-45, Figure 6-36, Table 6-46 and Figure 6-37 present timing conditions, timing requirements,

and switching characteristics for DSS.

Table 6-44. DSS Timing Conditions

PARAMETER

MIN

MAX

UNIT

INPUT CONDITIONS

SRI

Input slew rate

1.44

26.4

V/ns

OUTPUT CONDITIONS

Output load capacitance

1.5

PCB CONNECTIVITY REQUIREMENTS

td(Trace Mismatch Delay)

Propagation delay mismatch across all traces

100

Table 6-45. DSS External Pixel Clock Timing Requirements

see Figure 6-36

NO.

MIN

MAX

UNIT

tc(extpclkin)

Cycle time, VOUT(x)_EXTPCLKIN(2)

6.06

tw(extpclkinL)

Pulse duration, VOUT(x)_EXTPCLKIN(2) low

0.475P(1)

tw(extpclkinH)

Pulse duration, VOUT(x)_EXTPCLKIN(2) high

0.475P(1)

(1)

P = VOUT(x)_EXTPCLKIN cycle time in ns

(2)

x in VOUT(x) = 0

VOUT(x)_EXTPCLKIN

DPI_TIMING_02

Falling-edge Clock Reference

Rising-edge Clock Reference

VOUT(x)_EXTPCLKIN

Figure 6-36. DSS External Pixel Clock Timing Requirements

www.ti.com

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

Submit Document Feedback

133

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4AEN...Q1 数据表(PDF) 133 Page - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 133 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载